


DV74ACT74 Available Q2, 1995

Dual D-Type Positive Edge-Triggered Flip-Flop

This is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, \bar{Q}) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

- Advanced very high speed CMOS
- Outputs source/sink 24 mA
- Transmission line driving 50 ohms
- ACT has TTL compatible inputs
- AC device operation guaranteed from 2 to 6 volts
- DC & AC Parameters guaranteed over -40 to +85°C


DV74AC74
DV74ACT74



CONNECTION DIAGRAM

PIN ASSIGNMENT

TRUTH TABLE (Each Flip-Flop)



Inputs				Outputs	
Set	Reset	Clock	Dn	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q ₀	\bar{Q}_0
H	H	H	X	Q ₀	\bar{Q}_0
H	H	↓	X	Q ₀	\bar{Q}_0

* Both outputs will remain high as long as set and re set are low, but the output states are unpredictable if set and reset go high simultaneously
 H=HighLevelLogic
 L=LowLevelLogic
 X= Either Low or High Logic Level
 ↑ = Transition Low to High
 ↓ = Transition High to Low
 Q₀=PreviousQ(\bar{Q}) before LOW to HIGH of Clock

ABSOLUTE MAXIMUM RATINGS

Maximum ratings are those values beyond which damage to the device may occur.

Symbol	Parameter	AC74, ACT74	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	- 0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	- 0.5 to V _{CC} +0.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	- 0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	± 20	mA
I _{OUT}	DC Output Sink/Source Current, per Pin	± 50	mA
I _{CC}	DC V _{CC} or GND Current per Output Pin	± 50	mA
T _{stg}	Storage Temperature	- 65 to +150	°C

GUARANTEED OPERATING CONDITIONS

Symbol	Parameter	Min	Typ	Max	Unit	
V _{CC}	Supply Voltage	'AC	2.0	5.0	6.0	V
		'ACT	4.5	5.0	5.5	
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage, (Ref. to GND)	0		V _{CC}	V	
t _r , t _f	Input Rise and Fall Time (Note 1) 'AC Devices	V _{CC} @ 3.0 V			150	ns/V
		V _{CC} @ 4.5 V			40	ns/V
		V _{CC} @ 5.5 V			25	ns/V
t _r , t _f	Input Rise and Fall Time (Note 2) 'ACT Devices	V _{CC} @ 4.5 V			10	ns/V
		V _{CC} @ 5.5 V			8.0	ns/V
T _A	Operating Ambient Temperature Range	-40	25	85	°C	
C _{IN}	Input Capacitance	V _{CC} = 5.0 V	4.5		pF	
C _{PD}	Power Dissipation Capacitance	V _{CC} = 5.0 V	35		pF	

1. V_{IN} from 30% to 70% V_{CC}

2. V_{IN} from 0.8 to 2.0 V

AC — 74

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	V _{CC} (V)	AC74			Unit
				T _A = +25°C		T _A = -40 to +85°C	
				Typ	Guaranteed Limits		
V _{IH}	Minimum High Level Input Voltage	V _{OUT} = 0.1V or V _{CC} - 0.1 V	3.0	1.5	2.1	2.1	V
			4.5	2.25	3.15	3.15	
			5.5	2.75	3.85	3.85	
V _{IL}	Maximum Low Level Input Voltage	V _{OUT} = 0.1V or V _{CC} - 0.1 V	3.0	1.5	0.9	0.9	V
			4.5	2.25	1.35	1.35	
			5.5	2.75	1.65	1.65	
V _{OH}	Minimum High Level Output Voltage	I _{OUT} = -50 μA	3.0	2.99	2.9	2.9	V
			4.5	4.49	4.4	4.4	
			5.5	5.49	5.4	5.4	
V _{OL}	Maximum Low Level Output Voltage	I _{OUT} = 50 μA	3.0	0.002	0.1	0.1	V
			4.5	0.001	0.1	0.1	
			5.5	0.001	0.1	0.1	
I _{IN}	Maximum Input Leakage Current	V _{IN} = V _{CC} or GND	3.0		0.36	0.44	V
			4.5		0.36	0.44	
			5.5		0.36	0.44	
I _{IN}	Maximum Input Leakage Current	V _{IN} = V _{CC} or GND	5.5		±0.1	±1.0	μA
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5		4.0	40	μA

74

AC CHARACTERISTICS over full operating conditions

Symbol	Parameter	V _{CC} ±10% (V)	ACT74				Unit
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	3.3 5.0	100 140		95 125		MHz
t _{PLH}	Propagation Delay Reset or Set to Q _n or Q _n	3.3 5.0	5.0 3.5	12.5 9.0	4.0 3.0	13.0 10.0	ns
t _{PHL}	Propagation Delay Reset or Set to Q _n or Q _n	3.3 5.0	4.0 3.0	12.0 9.5	3.5 2.5	13.5 10.5	ns
t _{PLH}	Propagation Delay Clock to Q _n or Q _n	3.3 5.0	4.5 3.5	13.5 10.0	4.0 5.0	16.0 10.5	ns
t _{PHL}	Propagation Delay Clock to Q _n or Q _n	3.3 5.0	3.5 2.5	14.0 10.0	3.5 2.5	14.5 10.5	ns
t _s	Set-up Time, HIGH or LOW D _n to Clock	3.3 5.0	4.0 3.0		4.5 3.0		ns
t _h	Hold Time, HIGH or LOW D _n to Clock	3.3 5.0	0.5 0.5		0.5 0.5		ns
t _w	Clock or Reset or Set Pulse Width	3.3 5.0	5.5 4.5		7.0 5.0		ns
t _{rec}	Recovery Time Reset or Set to Clock	3.3 5.0	0 0		0 0		ns

ACT —74
DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	V _{CC} (V)	ACT74			Unit
				T _A = +25°C		T _A = -40 to +85°C	
				Typ	Guaranteed Limits		
V _{IH}	Minimum High Level Input Voltage	V _{OUT} = 0.1V or V _{CC} - 0.1 V	4.5	1.5	2.0	2.0	V
			5.5	1.5	2.0	2.0	
V _{IL}	Maximum Low Level Input Voltage	V _{OUT} = 0.1V or V _{CC} - 0.1 V	4.5	1.5	0.8	0.8	V
			5.5	1.5	0.8	0.8	
V _{OH}	Minimum High Level Output Voltage	I _{OUT} = -50 μA	4.5	4.49	4.4	4.4	V
			5.5	5.49	5.4	5.4	
		V _{IN} = V _{IL} or V _{IH} I _{OH} = -24mA -24 mA	4.5		3.86	3.76	V
			5.5		4.86	4.76	
V _{OL}	Maximum Low Level Output Voltage	I _{OUT} = 50 μA	4.5	0.001	0.1	0.1	V
			5.5	0.001	0.1	0.1	
		V _{IN} = V _{IL} or V _{IH} I _{OL} = 24mA 24 mA	4.5		0.36	0.44	V
			5.5		0.36	0.44	
I _{IN}	Maximum Input Leakage Current	V _{IN} = V _{CC} or GND	5.5		±0.1	±1.0	μA
ΔI _{CCT}	Additional Max I _{CC} /Input	V _{IN} = V _{CC} - 2.1 V	5.5	0.6		1.5	mA

74

AC CHARACTERISTICS over full operating conditions

Symbol	Parameter	V _{CC} ±10% (V)	ACT74				Unit
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	5.0	145		125		MHz
t _{PLH}	Propagation Delay Reset or Set to Q _n or \bar{Q}_n	5.0	3.0	9.5	2.5	10.5	ns
t _{PHL}	Propagation Delay Reset or Set to Q _n or \bar{Q}_n	5.0	3.0	10.0	3.0	11.5	ns
t _{PLH}	Propagation Delay Clock to Q _n or \bar{Q}_n	5.0	4.0	11.0	4.0	13.0	ns
t _{PHL}	Propagation Delay Clock to Q _n or \bar{Q}_n	5.0	3.5	10.0	3.0	11.5	ns
t _s	Set-up Time, HIGH or LOW D _n to Clock	5.0	3.0		3.5		ns
t _h	Hold Time, HIGH or LOW D _n to Clock	5.0	1.0		1.0		ns
t _w	Clock or Reset or Set Pulse Width	5.0	5.0		6.0		ns
t _{rec}	Recovery Time Reset or Set to Clock	5.0	0		0		ns

SWITCHING WAVEFORMS

