

ADS7811

PRELIMINARY INFORMATION SUBJECT TO CHANGE WITHOUT NOTICE


16-Bit 250kHz Sampling CMOS ANALOG-to-DIGITAL CONVERTER

FEATURES

- 250kHz SAMPLING RATE
- **◆** +2.5V INPUT RANGE
- COMPLETE WITH S/H, REF, CLOCK, ETC.
- FULL PARALLEL DATA OUTPUT WITH LATCHES
- 28-PIN 0.3" PLASTIC DIP AND SOIC
- 86dB min SINAD WITH 100kHz INPUT
- INL: ±1.5 LSB max
- USES INTERNAL OR EXTERNAL REFERENCE
- DNL: 16 Bits "No Missing Codes"

DESCRIPTION

The ADS7811 is a complete 16-bit sampling analog-to-digital converter using state-of-the art CMOS structures. It contains a 16-bit capacitor-based SAR A/D with inherent S/H, reference, clock, interface for microprocessor use, and three-state output drivers. The 28-pin ADS7811 is available in a plastic 0.3" DIP and in an SOIC, both fully specified for operation over the industrial -25°C to +85°C range. The ADS7811 is specified at a 250kHz sampling rate, and guaranteed over the full temperature range. A ±2.5V input range allows development of precision systems using only ±5V supplies.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Bivd. • Tucson, AZ 85706

Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132



Or, Call Customer Service at 1-800-548-6132 (USA Only)

SPECIFICATIONS

At $T_A = -25^{\circ}\text{C}$ to +85°C, $f_S = 250\text{kHz}$, $V_{DKS} = +V_{ANA} = +5V \pm 5\%$, and $-V_{ANA} = -5V \pm 5\%$, using internal reference, unless otherwise specified.

	CONDITIONS	ADS7811P, U			ADS7811PB, UB			
PARAMETER		MIN TYP		MAX	MIN	TYP	MAX	UNITS
RESOLUTION			<u> </u>	16			+	Bits
ANALOG INPUT Voltage Range Impedance Capacitance			±2.5V 100 50			:		V MΩ pF
THROUGHPUT SPEED Conversion Cycle Throughput Rate	Acquire and Convert	250		4.0			•	μs kHz
DC ACCURACY Integral Linearity Error No Missing Codes Transition Noise ⁽²⁾ Full Scale Error ^(3,4) Full Scale Error Drift Bipolar Zero Error ⁽³⁾ Bipolar Zero Error Drift Power Supply Sensitivity (V _{DIG} = V _{ANA} = V _D)	+4.75V < V _D < +5.25V, -5.25V < -V _{ANA} < -4.75V	14	±3 1 ±7 ±2 ±4 ±4	±0.5 ±10	15	±1.5	±3 ±0.25	LSB(1) Bits LSB % ppm/°C mV ppm/°C LSB LSB
AC ACCURACY Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise+Distortion) Signal-to-Noise Full Power Bandwidth ⁽⁶⁾	f _{IN} = 100kHz f _{IN} = 100kHz f _{IN} = 100kHz -60dB Input f _{IN} = 100kHz	90 84 84	28	-90	96 86 86	30	-96	dB(5) dB dB dB dB
SAMPLING DYNAMICS Aperture Delay Transient Response Overvoltage Recovery ⁽⁷⁾	FS Step		40 600 150			:		ns ns
REFERENCE Internal Reference Voltage Internal Reference Source Current External Reference Voltage Range for Specified Linearity External Reference Current Drain	V _{REF} = +2.5V	2.48	2.5 1 2.5	2.52		:	•	ns V μA V
DIGITAL INPUTS Logic Levels VIL VIH IIL IIH	VREF = TC.OV	-0.3 +2.8		+0.8 V ₀ +0.3V ±10 ±10	÷		:	μA V V μA
DIGITAL OUTPUTS Data Format Data Coding Vo. Vo. Leakage Current Output Capacitance	l _{SINK} = 1.6mA l _{SOURCE} = 200μA High-Z State, V _{OUT} = 0V to V _{DIG} High-Z State	+4		Parallel Binary Two's +0.4 ±5		nt		μA V V μA
DIGITAL TIMING Bus Access Time Bus Relinquish Time				65 65			*	pF ns ns

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



For Immediate Assistance, Contact Your Local Salesperson


SPECIFICATIONS (CONT)

At T_A = -25°C to +85°C, f_S = 250kHz, V_{DIG} = +V_{ANA} = +5V ±5%, and -V_{ANA} = -5V ±5%, using internal reference, unless otherwise specified.

PARAMETER	CONDITIONS	,	ADS7811P, U			ADS7811PB, UB		
		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER SUPPLIES								
Specified Performance	j	i 1			i .		1	1
V _{DIG}	1	+4.75	+5	+5.25		٠ .		٧
+V _{ANA}	1	+4.75	+5	+5.25		١ ٠	•	V
-V _{ANA}	1	-5.25	5	-4.75		· ·		V
Power Dissipation	f _S = 250kHz	1	160	250	1		•	mW
TEMPERATURE RANGE							T	
Specified Performance	1	-25		+85				°C
Storage	1	-55		+125			•	°C

NOTES: (1) LSB means Least Significant Bit. For the 16-bit, ±2.5V input ADS7811, one LSB is 76μV. (2) Typical rms noise at worst case transitions and temperatures. (3) Adjustable to zero with external potentiometer. (4) Full scale error is the worst case of -Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. (5) All specifications in 8 are referred to a full-scale ±2.5V input. (6) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise+Distortion) degrades to 60dB, or 10 bits of accuracy. (7) Recovers to specified performance after 2 x FS input overvoltage.

PIN CONFIGURATION





Or, Call Customer Service at 1-800-548-6132 (USA Only)

PIN#	NAME	DESCRIPTION
1	V _{IN}	Analog Input. Full-scale input range is ±2.5V.
2	AGND1	Analog Ground. Used internally as ground reference point.
3	REF	Reference Input/Output. Outputs internal reference of +2.5V nominal. Can also be driven by external system reference. In both cases, connect to ground with a 0.1µF ceramic capacitor.
4	CAP	Reference compensation capacitor. 2.2μF tantalum capacitor to ground.
5	AGND2	Analog ground.
6	D15 (MSB)	Data Bit 15. Most Significant Bit (MSB) of conversion results. Hi-Z state when \overline{CS} is HIGH, or when $\overline{R/C}$ is LOW.
7	D14	Data Bit 14. Hi-Z state when CS is HIGH, or when R/C is LOW.
8	D13	Data Bit 13. Hi-Z state when CS is HIGH, or when R/C is LOW.
9	D12	Data Bit 12. Hi-Z state when CS is HIGH, or when R/C is LOW.
10	D11	Data Bit 11. Hi-Z state when CS is HIGH, or when R/C is LOW.
11	D10	Data Bit 10. HI-Z state when CS is HIGH, or when RIC is LOW.
12	D9	Data Bit 9. Hi-Z state when CS is HIGH, or when R/O is LOW.
13	D8	Data Bit 8. Hi-Z state when CS is HIGH, or when R/O is LOW.
14	DGND	Digital Ground.
15	D7	Data Bit 7. Hi-Z state when CS is HIGH, or when R/C is LOW.
16	D6	Data Bit 6. Hi-Z state when CS is HIGH, or when R/C is LOW.
17	D5	Data Bit 5. Hi-Z state when CS is HIGH, or when R/C is LOW.
18	D4	Data Bit 4. Hi-Z state when CS is HIGH, or when R/C is LOW.
19	D3	Data Bit 3. Hi-Z state when CS is HIGH, or when R/C is LOW.
20	D2	Data Bit 2. Hi-Z state when CS is HIGH, or when R/C is LOW.
21	D1	Data Bit 1. Hi-Z state when CS is HIGH, or when R/C is LOW.
22	D0 (LSB)	Data Bit 0. Least Significant Bit (LSB) of conversion results. Hi-Z state when \overline{CS} is HIGH, or when R/\overline{C} is LOW.
23	-V _{ANA}	Analog negative supply input. Nominally -5V, Decouple to analog ground with 0 1µF ceramic and 10µF tentelum conscitors.
24	R/C̄	Read/convert input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold state and starts a conversion. With CS LOW, a rising edge on R/C enables the output data bits.
25	ĊŚ	Chip select. Internally OR'd with R/C. With R/C LOW, a falling edge on CS will initiate a conversion. With R/C HIGH, a falling edge on CS will enable the output data bits.
26	BUSY	Busy output. Falls when a conversion is started, and remains LOW until the conversion is completed and the data is lateled
		into the output register. With CS LOW and R/C HIGH, output data will be valid when BUSY rises, so that the rising edge can be used to latch the data. CS or R/C must be HIGH when BUSY rises or another conversion will start without time for signal acquisition.
27	+V _{ANA}	Analog positive supply input. Nominally +5V. Connect directly to pin 28. Decouple to ground with 0.1µF ceramic and 10µF tantalum capacitors.
28	V_{DIG}	Digital supply input. Nominally +5V. Connect directly to pin 27. Decouple to digital ground with 0.1μF ceramic and 10μF tantalum capacitors.

TABLE I. Pin Assignments.