SCAS314A - NOVEMBER 1993 - REVISED DECEMBER 1994

DGG OR DL PACKAGE

(TOP VIEW)

- Member of the Texas Instruments Widebus™ Family
- EPIC ™ (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Bus-Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown **Resistors**
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit (dual-octal) noninverting transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC16245 designed is for asynchronous communication between data buses. The control function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

48 🛮 10E 1DIR L 1B1 **1**2 47 📙 1A1 1B2 📙 3 46**∐** 1A2 GND 4 45 | GND 1B3 🛮 5 44 🛮 1A3 43 🛮 1A4 1**B4 [** 6 V_{СС}**Ц**7 42 🛭 V_{CC} 1B5**∐**8 41 📙 1A5 1B6**∐**9 40**∐** 1A6 39 🛮 GND GND 1 10 1B7 **[**] 11 38 **L** 1A7 37 L 1A8 1B8 **[**] 12 36 2A1 2B1 **[**] 13 35 2A2 2B2 **1**14 GND 1 15 34 | GND 33 D 2A3 2B3 16 2B4 **1**17 32 2A4 31 D V_{CC} V_{CC} **4** 18 30 🛮 2A5 2B5 🗓 19 2B6 🛮 20 29 L 2A6 GND 1 21 28 I GND 27 2A7 2B7 22 2B8 **1** 23 26 **1** 2A8 2DIR [] 24 25 20E

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16245 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 8-bit section)

	٠	,					
INPUTS		ODEDATION					
Œ	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	Х	Isolation					




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




logic symbol[†]




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



TEXAS INSTRUMENTS

SCAS314A - NOVEMBER 1993 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (except I/O ports) (see Note 1)	
Input voltage range, V _I (I/O ports) (see Notes 1 and 2)	
Output voltage range, VO (see Notes 1 and 2)	to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	$\dots \pm 50 \; mA$
Continuous current through V _{CC} or GND	$\dots \pm 100 \; mA$
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Operating free-air temperature range, T _A	-40°C to 85°C
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage	voltage			٧
V_{IH}	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		<
V_{IL}	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	٧
V_{I}	Input voltage			VCC	V
V _O	Output voltage			VCC	V
ЮН	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	IIIA
loL	Low-level output current	$V_{CC} = 2.7 V$		12	mA
	Low-lever output current	V _{CC} = 3 V		24	IIIA
Δt/ΔV	Input transition rise or fall rate		0	10	ns/V
T_A	Operating free-air temperature		-40	85	°C

NOTE 4: Unused or floating control pins must be held high or low.



SCAS314A - NOVEMBER 1993 - REVISED DECEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	v _{cc}	MIN	TYP†	MAX	UNIT	
Voн		I _{OH} = –100 μA	MIN to MAX‡	V _{CC} -0	.2		V	
		Jan 10 mA	2.7	2.2				
		IOH = -12 mA	3	2.4				
		I _{OH} = -24 mA	3	2				
VOL		I _{OL} = 100 μA	MIN to MAX‡			0.2		
		I _{OL} = 12 mA	2.7			0.4	V	
		I _{OL} = 24 mA	3			0.55		
lį	Control inputs	V _I = V _{CC} or GND	3.6			±5	μΑ	
lin in	I _I (hold) Data inputs	V _I = 0.8 V		75				
'l(hold)		V _I = 2 V	3	-75			μΑ	
I _{OZ} §		V _O = V _{CC} or GND	3.6			± 10	μΑ	
lcc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6			40	μΑ	
ΔI _{CC}		V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND				500	μА	
Ci	Control inputs	V _I = V _{CC} or GND	3.3		2.5	·	pF	
Cio	A or B ports	$V_O = V_{CC}$ or GND	3.3		3.5		pF	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT) (OL	то	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			V _{CC} = 2.7 V		UNIT
		(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	CIVIT
^t pd	Α	В	1.5	3.8	6.5		7.5	ns
^t en	ŌĒ	В	1.5	4.7	8		9	ns
^t dis	ŌĒ	В	1.5	4.8	7.5		8.5	ns

 $[\]dagger$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.




[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

 $[\]$ For I/O ports, the parameter IOZ includes the input leakage current.

LOW- AND HIGH-LEVEL ENABLING

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

INVERTING AND NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

