



Integrated Device Technology, Inc.

HIGH-PERFORMANCE CMOS BUFFERS

IDT 54/74FCT827A/B IDT 54/74FCT828A/B*

FEATURES:

- **Faster than AMD's Am29827-28 series**
- Equivalent to AMD's Am29827-28 bipolar buffers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- High-speed buffers
 - Non-inverting $t_{PD} = 3.5ns$ typ.
 - Inverting $t_{PD} = 4.0ns$ typ.
- $I_{OL} = 48mA$ (commercial), $32mA$ (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels ($5\mu W$ typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 Series ($5\mu A$ max.)
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT54/74FCT800 Series is built using advanced CEMOS™, a dual metal CMOS technology.

The IDT54/74FCT827A/B and IDT54/74FCT828A/B 10-bit bus drivers provide high-performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR-ed output enables for maximum control flexibility. All buffer data inputs have 200mV minimum input hysteresis to provide improved noise rejection.

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

FUNCTIONAL BLOCK DIAGRAM

IDT54/74FCT827A/B-IDT5474FCT828A/B 10-BIT BUFFERS



PRODUCT SELECTOR GUIDE

10-BIT BUFFER	
Non-inverting	IDT54/74FCT827A/B
Inverting	IDT54/74FCT828A/B

CEMOS is a trademark of Integrated Device Technology, Inc.


*Advance information only for IDT54/74FCT828.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


JANUARY 1989

PIN CONFIGURATIONS

IDT54/74FCT827A/B/IDT54/74FCT828A/B



LOGIC SYMBOL



PIN DESCRIPTION

NAME	I/O	DESCRIPTION
\overline{OE}_1	I	When both are LOW the outputs are enabled. When either one or both are HIGH the outputs are High Z.
D_i	I	10-bit data input.
Y_i	O	10-bit data output.

10

FUNCTIONAL TABLES

IDT54/74FCT827A/B (NON-INVERTING)⁽¹⁾

INPUTS			OUTPUT	FUNCTION
\overline{OE}_1	\overline{OE}_2	D_i	Y_i	
L	L	L	L	Transparent
L	L	H	H	
H	X	X	Z	Three-State
X	H	X	Z	

NOTE:
1. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

IDT54/74FCT828A/B (INVERTING)⁽¹⁾

INPUTS			OUTPUT	FUNCTION
\overline{OE}_1	\overline{OE}_2	D_i	Y_i	
L	L	L	H	Transparent
L	L	H	L	
H	X	X	Z	Three-State
X	H	X	Z	

NOTE:
1. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	0.5	0.5	W
I _{OUT}	DC Output Current	100	100	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

NOTE:

- This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

V_{IC} = 0.2V; V_{HC} = V_{CC} - 0.2V

Commercial: T_A = 0°C to +70°C; V_{CC} = 5.0V ± 5%

Military: T_A = -55°C to +125°C; V_{CC} = 5.0V ± 10%

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT	
V _{IH}	Input HIGH Level	Guaranteed Logic High Level	2.0	-	-	V	
V _{IL}	Input LOW Level	Guaranteed Logic Low Level	-	-	0.8	V	
I _{IH}	Input HIGH Current	V _{CC} = Max.	V _I = V _{CC}	-	-	5	μA
I _{IL}	Input LOW Current		V _I = 2.7V	-	-	5 ⁽⁴⁾	
		V _I = 0.5V	-	-	-5 ⁽⁴⁾		
I _{OZ}	Off State (High Impedance) Output Current	V _{CC} = Max.	V _O = V _{CC}	-	-	10	
			V _O = 2.7V	-	-	10 ⁽⁴⁾	
			V _O = 0.5V	-	-	-10 ⁽⁴⁾	
			V _O = GND	-	-	-10	
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _N = -18mA	-	-0.7	-1.2	V	
I _{OS}	Short Circuit Current	V _{CC} = Max ⁽³⁾ , V _O = GND	-75	-120	-	mA	
V _{OH}	Output HIGH Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OH} = -32μA	V _{HC}	V _{CC}	-	V	
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -300μA	V _{HC}	V _{CC}		-
			I _{OH} = -15mA MIL.	2.4	4.0		-
V _{OL}	Output LOW Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OL} = 300μA	-	GND	V _{LC}	V	
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 300μA	-	GND		V _{LC}
			I _{OL} = 32mA MIL.	-	0.3		0.5
			I _{OL} = 48mA COM'L.	-	0.3		0.5
V _H	Input Hysteresis on Clock Only	-	-	200	-	mV	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

$V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN.	TYP. ⁽²⁾	MAX.	UNIT
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}; V_{IN} \leq V_{LC}$ $f_I = 0$		-	0.001	1.5	mA
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		-	0.5	2.0	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\bar{OE} = \text{GND}$ $T/\bar{R} = \text{GND or } V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	-	0.15	0.25	mA/ MHz
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_I = 10\text{MHz}$ 50% Duty Cycle $\bar{OE} = \text{GND}$ One Bit Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	-	1.5	4.0	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	-	1.8	5.0	
		$V_{CC} = \text{Max.}$ Outputs Open $f_I = 2.5\text{MHz}$ 50% Duty Cycle $\bar{OE} = \text{GND}$ Eight Bits Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	-	3.0	6.5 ⁽⁵⁾	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	-	5.0	14.5 ⁽⁵⁾	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, +25°C ambient and maximum loading.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_I = Input Frequency
 N_I = Number of Inputs at f_I
 All currents are in milliamps and all frequencies are in megahertz.

10

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

PARAMETER	DESCRIPTION	TEST ⁽¹⁾ CONDITIONS	IDT54/74FCT827A/28A				IDT54/74FCT827B/28B				UNIT
			COM'L.		MIL.		COM'L.		MIL.		
			MIN. ⁽²⁾	MAX.	MIN. ⁽²⁾	MAX.	MIN. ⁽²⁾	MAX.	MIN. ⁽²⁾	MAX.	
t _{PLH} t _{PHL}	Propagation Delay from D _i to Y _i IDT54/74FCT827A/B (Non-inverting)	C _L = 50pF R _L = 500Ω	-	8	-	9	-	5.0	-	6.5	ns
		C _L = 300pF ⁽³⁾ R _L = 500Ω	-	15	-	17	-	13.0	-	14.0	ns
t _{PLH} t _{PHL}	Propagation Delay from D _i to Y _i IDT54/74FCT828A/B (Inverting)	C _L = 50pF R _L = 500Ω	-	9	-	10	-	5.5	-	6.5	ns
		C _L = 300pF ⁽³⁾ R _L = 500Ω	-	14	-	16	-	13.0	-	14.0	ns
t _{PZH} t _{PZL}	Output Enable Time \overline{OE} to Y _i	C _L = 50pF R _L = 500Ω	-	12	-	13	-	8.0	-	9.0	ns
		C _L = 300pF ⁽³⁾ R _L = 500Ω	-	23	-	25	-	15.0	-	16.0	ns
t _{PHZ} t _{PHL}	Output Disable Time \overline{OE} to Y _i	C _L = 5pF ⁽³⁾ R _L = 500Ω	-	9	-	10	-	6.0	-	7.0	ns
		C _L = 50pF R _L = 500Ω	-	10	-	10	-	7.0	-	8.0	ns

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed but not tested.

ORDERING INFORMATION

