

# TYPES SN54LS651 THRU SN54LS654 SN74LS651 THRU SN74LS654 OCTAL BUS TRANSCEIVERS AND REGISTERS


D2637, JANUARY 1981 — REVISED DECEMBER 1983

- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True and Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs to A Bus
- Dependable Texas Instruments Quality and Reliability

DEVICE	A OUTPUT	B OUTPUT	LOGIC
LS651	3-State	3-State	Inverting
LS652	3-State	3-State	True
LS653	Open-collector	3-State	Inverting
LS654	Open-collector	3-State	True


## description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and GBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'LS651, 'LS652, 'LS653, and 'LS654.



GAB GBA CAB CBA SAB SBA  
L L X X X L


REAL-TIME TRANSFER  
BUS B TO BUS A




GAB GBA CAB CBA SAB SBA  
H H X X L X

REAL-TIME TRANSFER  
BUS A TO BUS B

SN54LS\*... JT PACKAGE  
SN74LS\*... DW, JT OR NT PACKAGE  
(TOP VIEW)



SN54LS\*... FK PACKAGE  
SN74LS\*... FN PACKAGE  
(TOP VIEW)



NC — No internal connection

3

TTL DEVICES

## PRODUCTION DATA


This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265


3-1251

**TYPES SN54LS651 THRU SN54LS654  
SN74LS651 THRU SN74LS654  
OCTAL BUS TRANSCEIVERS AND REGISTERS**



GAB	$\bar{G}BA$	CAB	CBA	SAB	SBA
X	H	↑	X	X	X
L	X	X	↑	X	X
L	H	↑	↑	X	X

**STORAGE FROM  
A AND/OR B**



GAB	$\bar{G}BA$	CAB	CBA	SAB	SBA
H	L	H or L	H or L	H	H

**TRANSFER  
STORED DATA  
TO A AND/OR B**

Data on the A or B data bus, or both, can be stored in the internal D flip-flop by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and  $\bar{G}BA$ . In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The SN54LS651 through SN54LS654 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LS651 through SN74LS654 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

3

TTL DEVICES

**FUNCTION TABLE**


INPUTS					DATA I/O*		OPERATION OR FUNCTION		
GAB	$\bar{G}BA$	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'LS651, 'LS653	'LS652, 'LS654
L	H	H or L	H or L	X	X			Isolation	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B Data	Store A and B Data
X	H	↑	H or L	X	X	Input	Not specified	Store A, Hold B	Store A, Hold B
H	H	↑	↑	X	X	Input	Output	Store A in both registers	Store A in both registers
L	X	H or L	↑	X	X	Not specified	Input	Hold A, Store B	Hold A, Store B
L	L	↑	↑	X	X	Output	Input	Store B in both registers	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-Time $\bar{B}$ Data to A Bus	Real-Time B Data to A Bus
L	L	X	H or L	X	H	Output	Input	Stored $\bar{B}$ Data to A Bus	Stored B Data to A Bus
H	H	X	X	L	X	Input	Output	Real-Time $\bar{A}$ Data to B Bus	Real-Time A Data to B Bus
H	H	H or L	X	H	X	Input	Output	Stored $\bar{A}$ Data to B Bus	Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored $\bar{A}$ Data to B Bus and Stored $\bar{B}$ Data to A Bus	Stored A Data to B Bus and Stored B Data to A Bus

\* The data output functions may be enabled or disabled by various signals at the GAB and  $\bar{G}BA$  inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.


TYPES SN54LS651 THRU SN54LS654  
SN74LS651 THRU SN74LS654  
OCTAL BUS TRANSCEIVERS AND REGISTERS

logic diagrams (positive logic)

'LS651, 'LS653



'LS652, 'LS654







Pin numbers shown on logic notation are for DW, JT or NT packages.



TTL DEVICES

**TYPES SN54LS651 THRU SN54LS654  
SN74LS651 THRU SN74LS654  
OCTAL BUS TRANSCEIVERS AND REGISTERS**

logic symbols



Pin numbers shown on logic notation are for DW, JT or NT packages.

3

TTL DEVICES



# TYPES SN54LS651, SN54LS652, SN74LS651, SN74LS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS651			'LS652			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	Clock	Bus	$R_L = 667\ \Omega$ , $C_L = 45\ \text{pF}$ , See Note 2	14	24	15	25	ns		
$t_{PHL}$				23	35	24	36	ns		
$t_{PLH}$	Bus	Bus		9	18	12	18	ns		
$t_{PHL}$				20	30	13	20	ns		
$t_{PLH}$	Select, with bus input high†	Bus		31	47	23	35	ns		
$t_{PHL}$				22	33	21	32	ns		
$t_{PLH}$	Select, with bus input low†	Bus		23	35	33	50	ns		
$t_{PHL}$				19	30	15	23	ns		
$t_{PZH}$	$\overline{\text{G}}\text{BA}$	A Bus		29	44	30	45	ns		
$t_{PZL}$				40	60	36	54	ns		
$t_{PZH}$	GAB	B Bus	19	29	20	30	ns			
$t_{PZL}$			26	40	25	38	ns			
$t_{PHZ}$	$\overline{\text{G}}\text{BA}$	A Bus	25	38	25	38	ns			
$t_{PLZ}$			19	30	19	30	ns			
$t_{PHZ}$	GAB	B Bus	25	38	25	38	ns			
$t_{PLZ}$			19	30	19	30	ns			

$t_{PLH}$  = propagation delay time, low-to-high-level output.

$t_{PHL}$  = propagation delay time, high-to-low-level output

$t_{PZH}$  = output enable time to high level

$t_{PZL}$  = output enable time to low level

$t_{PHZ}$  = output disable time from high level

$t_{PLZ}$  = output disable time from low level


† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: See General Information Section for load circuits and voltage waveforms.

3

TTL DEVICES

## schematics of inputs and outputs





# TYPES SN54LS653, SN54LS654, SN74LS653, SN74LS654 OCTAL BUS TRANSCEIVERS AND REGISTERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS653			'LS654			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	CBA	A Bus	$R_L = 667\ \Omega$ , See Note 2	$C_L = 45\ \text{pF}$	25	38	22	33	ns	
$t_{PHL}$					26	39	24	36		
$t_{PLH}$	CAB	B Bus			15	23	14	21	ns	
$t_{PHL}$					24	36	22	33		
$t_{PLH}$	A Bus	B Bus			10	18	10	18	ns	
$t_{PHL}$					20	30	20	30		
$t_{PLH}$	B Bus	A Bus			21	32	18	27	ns	
$t_{PHL}$					16	24	14	21		
$t_{PLH}$	SBA $\uparrow$ (with B high)	A Bus			38	57	32	48	ns	
$t_{PHL}$					26	39	21	32		
$t_{PLH}$	SBA $\uparrow$ (with B low)	A Bus			34	51	36	54	ns	
$t_{PHL}$					23	35	19	29		
$t_{PLH}$	SAB $\uparrow$ (with A high)	B Bus			32	48	23	35	ns	
$t_{PHL}$					22	33	18	27		
$t_{PLH}$	SAB $\uparrow$ (with A low)	B Bus			24	36	30	45	ns	
$t_{PHL}$					20	30	14	21		
$t_{PLH}$	$\overline{\text{G}}\text{BA}$	A Bus	23	35	23	35	ns			
$t_{PHL}$			37	55	35	53				
$t_{PZH}$	GAB	B Bus	$R_L = 667\ \Omega$ , See Note 2	$C_L = 5\ \text{pF}$	19	29	19	29	ns	
$t_{PZL}$					25	38	22	33		
$t_{PHZ}$	GAB	B Bus			26	39	26	39	ns	
$t_{PLZ}$					19	29	19	29		

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.  
NOTE 2: See General Information Section for load circuits and voltage waveforms.

3

TTL DEVICES

## schematics of inputs and outputs

