

# DATA SHEET

## **74LVC4245A**

**Octal dual supply translating transceiver  
(3-State)**

Product specification

1998 Jul 29

## Octal dual supply translating transceiver (3-State)

## 74LVC4245A

## FEATURES

- Wide supply voltage range  
3 Volt port: 1.5 to 3.6 V  
5 Volt port: 1.5 to 5.5 V
- In accordance with JEDEC standard no. 8-1A
- Control inputs accept voltages up to 5.5 V
- CMOS lower power consumption
- Direct interface with TTL levels

## DESCRIPTION

The 74LVC4245A is a high-performance, low-power, low-voltage, Si-gate CMOS device and is superior to most advanced CMOS compatible TTL families.

The 74LVC4245A is an octal dual supply translating transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. It is designed to interface between a 3 V bus and 5 V bus in a mixed 3 V/5 V supply environment.

The 74LVC4245A features an output enable ( $\overline{OE}$ ) input for easy cascading and a send/receive (DIR) input for direction control. ( $\overline{OE}$ ) controls the outputs so that the buses are effectively isolated.

In suspend mode, when  $V_{CCA}$  is zero, there will be no current flow from one supply to the other supply. The A-outputs must be set 3-State and the voltage on the A bus must be smaller than  $V_{diode}$  (typ. 0.7 V).  $V_{CCA} \geq V_{CCB}$  (except in suspend mode).

## QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_r = t_f \leq 2.5$  ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
$t_{PHL}/t_{PLH}$	Propagation delay nA to nB nB to nA	$C_L = 50$ pF; $V_{CCA} = 5.0$ V $V_{CCB} = 3.3$ V	4.0 4.0	ns
$C_{I/O}$	Input/output capacitance		10	pF
$C_{PDA}$	A port nA to nB A port nB to nA	$V_I = \text{GND to } V_{CC}^1$	7.8 27.9	pF
$C_{PDB}$	B port nA to nB B port nB to nA		26 10.4	

## NOTES:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ )

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;


$f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

## ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
24-Pin Plastic SO	-40°C to +125°C	74LVC4245A D	74LVC4245A D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +125°C	74LVC4245A DB	74LVC4245A DB	SOT340-1
24-Pin Plastic TSSOP Type I	-40°C to +125°C	74LVC4245A PW	74LVC4245A DH	SOT355-1

## PIN CONFIGURATION




## PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	$V_{CCA}$	Positive supply voltage (5 V bus)
2	DIR	Direction control
2, 4, 5, 6, 7, 8, 9, 10	$A_0$ to $A_7$	Data inputs/outputs
11, 12, 13	GND	Ground (0 V)
14, 15, 16, 17, 18, 19, 20, 21	$B_7$ to $B_0$	Data inputs/outputs
22	$\overline{OE}$	Output enable input (active LOW)
23, 24	$V_{CCB}$	Positive supply voltage (3 V bus)


# Octal dual supply translating transceiver (3-State)

# 74LVC4245A


### LOGIC SYMBOL



### FUNCTIONAL DIAGRAM



### LOGIC SYMBOL (IEEE/IEC)



### FUNCTION TABLE

INPUTS		OUTPUTS	
OE	DIR	A <sub>n</sub>	B <sub>N</sub>
L	L	A = B	Inputs
L	H	Inputs	B = A
H	X	Z	Z

**NOTES:**

- H = HIGH voltage level
- L = LOW voltage level
- X = don't care
- Z = high impedance OFF-state

### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
V <sub>CCA</sub>	DC supply voltage 5V port	V <sub>CCA</sub> ≥ V <sub>CCB</sub> ; Waveform 4	1.5	5.5	V
V <sub>CCB</sub>	DC supply voltage 3V port	V <sub>CCA</sub> ≥ V <sub>CCB</sub> ; Waveform 4	1.5	3.6	V
V <sub>I</sub>	DC input voltage range (control inputs)		0	5.5	V
V <sub>I/O</sub>	DC output voltage range; output HIGH or LOW state		0	V <sub>CC</sub>	V
	DC input voltage range; output 3-State		0	5.5	
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	V <sub>CCB</sub> = 2.7 to 3.0V	0	20	ns/V
		V <sub>CCB</sub> = 3.0 to 3.6V	0	10	
		V <sub>CCA</sub> = 3.0 to 4.5V	0	20	
		V <sub>CCA</sub> = 4.5 to 5.5V	0	10	

## Octal dual supply translating transceiver (3-State)

74LVC4245A

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

In accordance with the Absolute Maximum Rating System (IEC 134)

Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
$V_{CCA}$	DC supply voltage 5V port		-0.5 to +6.5	V
$V_{CCB}$	DC supply voltage 3V port		-0.5 to +4.6	V
$I_{IK}$	DC input diode current	$V_I < 0$	-50	mA
$V_I$	DC input voltage	Note 2	-0.5 to +6.5	V
$V_{IO}$	DC output voltage; output HIGH or LOW	Note 2	-0.5 to $V_{CC} + 0.5$	V
	DC input voltage; output 3-State	Note 2	-0.5 to 6.5	
$I_{OK}$	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	$\pm 50$	mA
$I_O$	DC output source or sink current	$V_O = 0$ to $V_{CC}$	$\pm 50$	mA
$I_{GND}, I_{CC}$	DC $V_{CC}$ or GND current		$\pm 100$	mA
$T_{stg}$	Storage temperature range		-60 to +150	$^{\circ}\text{C}$
$P_{TOT}$	Power dissipation per package			
	- plastic mini-pack (SO) - plastic shrink mini-pack (SSOP and TSSOP)	above +70 $^{\circ}\text{C}$ derate linearly with 8 mW/K above +60 $^{\circ}\text{C}$ derate linearly with 5.5 mW/K	500 500	mW

**NOTES:**

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## Octal dual supply translating transceiver (3-State)

74LVC4245A

**DC ELECTRICAL CHARACTERISTICS**

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP <sup>1</sup>	MAX		
V <sub>IH</sub>	HIGH level Input voltage (3V port)	V <sub>CCA/B</sub> = 2.7 to 3.6V	2.0			V	
	HIGH level Input voltage (5V port)	V <sub>CCA/B</sub> = 4.5 to 5.5V	2.0			V	
V <sub>IL</sub>	LOW level Input voltage (3V port)	V <sub>CCA/B</sub> = 2.7 to 3.6V			0.8	V	
	LOW level Input voltage (5V port)	V <sub>CCA/B</sub> = 4.5 to 5.5V			0.8	V	
V <sub>OH</sub>	HIGH level output voltage (3V port)	V <sub>CCA/B</sub> = 2.7V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -12mA	V <sub>CC</sub> - 0.5			V	
		V <sub>CCA/B</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -100mA	V <sub>CC</sub> - 0.2	V <sub>CC</sub>			
		V <sub>CCA/B</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -24μA	V <sub>CC</sub> - 1.0				
	HIGH level output voltage (5V port)	V <sub>CCA/B</sub> = 4.5V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -12mA	V <sub>CC</sub> - 0.5			V	
		V <sub>CCA/B</sub> = 4.5V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -100μA	V <sub>CC</sub> - 0.2	V <sub>CC</sub>			
		V <sub>CCA/B</sub> = 4.5V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -24mA	V <sub>CC</sub> - 0.8				
V <sub>OL</sub>	LOW level output voltage (3V port)	V <sub>CCA/B</sub> = 2.7V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 12mA			0.40	V	
		V <sub>CCA/B</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 100mA			0.20		
		V <sub>CCA/B</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 24μA			0.55		
	LOW level output voltage (5V port)	V <sub>CCA/B</sub> = 4.5V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 12mA			0.40	V	
		V <sub>CCA/B</sub> = 4.5V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 100mA			0.20		
		V <sub>CCA/B</sub> = 4.5V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 24μA			0.55		
I <sub>I</sub>	Input leakage current (control inputs)	V <sub>CCA/B</sub> = 3.6V; V <sub>I</sub> = 5.5V or GND			±0.1	±5	μA
I <sub>IHZ</sub> /I <sub>ILZ</sub>	Input current for common I/O pins (3V port)	V <sub>CCA/B</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub> or GND			±0.1	±15	μA
	Input current for common I/O pins (5V port)	V <sub>CCA/B</sub> = 5.5V; V <sub>I</sub> = V <sub>CC</sub> or GND			±0.1	±15	μA
I <sub>OZ</sub>	3-State output OFF-state current (3V port)	V <sub>CCA/B</sub> = 3.6V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; V <sub>O</sub> = V <sub>CC</sub> or GND			0.1	±5	μA
	3-State output OFF-state current (5V port)	V <sub>CCA/B</sub> = 5.5V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; V <sub>O</sub> = V <sub>CC</sub> or GND			0.1	±5	μA
I <sub>CC</sub>	Quiescent supply current (3V port)	V <sub>CCA/B</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0			0.1	10	μA
	Quiescent supply current (5V port)	V <sub>CCA/B</sub> = 5.5V; V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0			0.1	10	μA
ΔI <sub>CC</sub>	Additional quiescent supply current per input pin (3V port)	V <sub>CCA/B</sub> = 2.7V to 3.6V; V <sub>I</sub> = V <sub>CC</sub> - 0.6V; I <sub>O</sub> = 0			5	500	μA
	Additional quiescent supply current per input pin (5V port)	V <sub>CCA/B</sub> = 4.5V to 5.5V; V <sub>I</sub> = V <sub>CC</sub> - 2.1V; I <sub>O</sub> = 0			5	500	μA

**NOTES:**1. All typical values are measured at V<sub>CCA</sub> = 5.0V, V<sub>CCB</sub> = 3.3V and T<sub>amb</sub> = 25°C.

Octal dual supply translating transceiver (3-State)

74LVC4245A

**AC CHARACTERISTICS**

GND = 0 V;  $t_r = t_f \leq 2.5$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	WAVEFORM	LIMITS									UNIT
			$V_{CCA} = 5 V \pm 0.5 V$			$V_{CCB} = 3.3 V \pm 0.3 V$			$V_{CCB} = 2.7 V$			
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PHL}/t_{PLH}$	Propagation delay $A_n$ to $B_n$	Figures 1, 3	1.5	4.5	7.0	1.5	4.0	6.5*	1.5	4.5	7.0	ns
$t_{PHL}/t_{PLH}$	Propagation delay $B_n$ to $A_n$	Figures 1, 3	1.5	4.5	7.0	1.5	4.0	6.5*	1.5	4.5*	7.0	ns
$t_{PZH}/t_{PZL}$	3-State output enable time OE to $A_n$	Figures 2, 3	1.5	7.0	11.0	1.5	6.2	10	1.5	7.0	11.0	ns
$t_{PZH}/t_{PZL}$	3-State output enable time OE to $B_n$	Figures 2, 3	1.5	5.7	8.7	1.5	5.0	8.1	1.5	5.7	8.7	ns
$t_{PHZ}/t_{PLZ}$	3-state output disable time OE to $A_n$	Figures 2, 3	1.5	5.7	8.0	1.5	5.3*	7.5	1.5	5.7	8.0	ns
$t_{PHZ}/t_{PLZ}$	3-state output disable time OE to $B_n$	Figures 2, 3	1.5	6.2	8.5	1.5	5.8*	7.8	1.5	6.2	8.5	ns

**NOTE:**

All typical values are measured at  $T_{amb} = 25^\circ C$ .

\* Typical values are measured at  $V_{CCA} = 5.0$  V and  $V_{CCB} = 3.3$  V.

**AC WAVEFORMS**

$V_M = 1.5$  V at  $2.7 V \leq V_{CC} \leq 3.6$  V

$V_M = 0.5 \times V_{CCA}$  at  $V_{CCA} \geq 4.5$  V

$V_x = V_{OL} + 0.3$  V at  $V_{CC} \leq 3.6$  V

$V_x = V_{OL} + 0.1 \times (V_{CC} - V_{OL})$  at  $V_{CCA} \geq 4.5$  V

$V_y = V_{OH} - 0.3$  V at  $V_{CC} \leq 3.6$  V

$V_y = V_{OH} - 0.1 \times (V_{OH} - GND)$  at  $V_{CCA} \geq 4.5$  V

$V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.




Figure 1. Input ( $A_n$ ,  $B_n$ ) to output ( $B_n$ ,  $A_n$ ) propagation delays and output transition times.




Figure 2. 3-state enable and disable times.

Octal dual supply translating transceiver (3-State)

74LVC4245A




Figure 3. Supply Operation Area.

TEST CIRCUIT





Figure 4. Load circuitry for switching times.

Octal dual supply translating transceiver (3-State)

74LVC4245A

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



**DIMENSIONS (inch dimensions are derived from the original mm dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8° 0°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

**Note**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT137-1	075E05	MS-013AD				95-01-24 97-05-22

Octal dual supply translating transceiver (3-State)

74LVC4245A

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	HE	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.



OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT340-1		MO-150AG				93-09-08 95-02-04

Octal dual supply translating transceiver (3-State)

74LVC4245A

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



**DIMENSIONS** (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT355-1		MO-153AD				93-06-16 95-02-04

---

Octal dual supply translating transceiver (3-State)

74LVC4245A

---

**NOTES**

## Octal dual supply translating transceiver (3-State)

74LVC4245A

**Data sheet status**

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

**Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Sunnyvale, California 94088-3409  
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998  
All rights reserved. Printed in U.S.A.

print code

Date of release: 07-98

Document order number:

9397-750-04525

*Let's make things better.*