

Flip-flop**54F112****DESCRIPTION**




The 54F112 is a dual J-K negative edge-triggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set (S_D) and Reset (R_D) inputs, when Low, set or reset the outputs as shown in the Function Table regardless of the levels at the other inputs.

A High level on the Clock (CP) input enables the J and K inputs, and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the CP is High and the flip-flop will perform according to Function Table as long as minimum setup and hold times are observed. Output state changes are initiated by the High-to-Low transition of CP .

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
J_1, J_2, K_1, K_2	Data inputs	1.0/1.0	20 μ A/0.6mA
CP_1, CP_2	Clock pulse inputs (active falling edge)	1.0/4.0	20 μ A/2.4mA
R_{D1}, R_{D2}	Reset input (active Low)	1.0/5	20 μ A/3.0mA
S_{D1}, S_{D2}	Set input (active Low)	1.0/5	20 μ A/3.0mA
$Q_1, Q_2, \bar{Q}_1, \bar{Q}_2$	Outputs	50/33	1.0mA/20mA


NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 μ A in the High state and 0.6mA in the Low state.

PIN CONFIGURATION**LOGIC SYMBOL****LLCC LEAD CONFIGURATION**

Flip-flop

54F112

LOGIC DIAGRAM



FUNCTION TABLE

OPERATING MODE	INPUTS					OUTPUTS	
	S_D	R_D	CP	J	K	Q	\bar{Q}
Asynchronous set	L	H	X	X	X	H	L
Asynchronous reset (clear)	H	L	X	X	X	L	H
Undetermined	L	L	X	X	X	H	H
Toggle	H	H	↓	H	H	\bar{q}	q
Load "0" (reset)	H	H	↓	t	h	L	H
Load "1" (set)	H	H	↓	h	l	H	L
Hold "no change"	H	H	↓	l	l	q	\bar{q}

NOTE:

Both outputs will be High while both S_D and R_D are Low, but the output states are unpredictable if S_D and R_D go High simultaneously.

H = High voltage level steady state

h = High voltage level one setup time prior to the High-to-Low Clock transition

L = Low voltage level steady state

l = Low voltage level one setup time prior to the High-to-Low Clock transition

q = Lower case letters indicate the state of the referenced output one setup time prior to the High-to-Low transition.

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage range	-0.5 to +7.0	V
V_I	Input voltage range	-0.5 to +7.0	V
I_I	Input current range	-30 to +5.0	mA
V_O	Voltage applied to output in High output state range	-0.5 to $+V_{CC}$	V
I_O	Current applied to output in Low output state	40	mA
T_{STG}	Storage temperature range	-65 to +150	°C

Flip-flop

54F112

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-1.0	mA
I_{OL}	Low-level output current			20	mA
T_A	Operating free-air temperature range	-55		+125	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			Min	Typ ²	Max	
V_{OH}	High-level output voltage	$V_{CC} = \text{Min}$, $V_{IL} = \text{Max}$, $I_{OH} = \text{Max}$, $V_{IH} = \text{Min}$	2.5			V
V_{OL}	Low-level output voltage	$V_{CC} = \text{Min}$, $V_{IL} = \text{Max}$, $I_{OH} = \text{Max}$, $V_{IH} = \text{Min}$		0.35	0.50	V
V_{IK}	Low-level output voltage	$V_{CC} = \text{Min}$, $I_I = I_{IK}$		-0.73	-1.2	V
I_{IH2}	Input current at maximum input voltage	J_n, K_n R_{Dn}, S_{Dn} CP_n	$V_{CC} = \text{Max}$, $V_I = 7.0\text{V}$		100	μA
					100	μA
					100	μA
I_{IH1}	High-level input current	J_n, K_n R_{Dn}, S_{Dn} CP_n	$V_{CC} = \text{Max}$, $V_I = 2.7\text{V}$		20	μA
					20	μA
					20	μA
I_{IL}	Low-level input current	J_n, K_n R_{Dn}, S_{Dn} CP_n	$V_{CC} = \text{Max}$, $V_I = 0.5\text{V}$		-0.6	mA
					-3.0	mA
					-2.4	mA
I_{os}	Short-circuit output current ³		$V_{CC} = \text{Max}$	-60		-150 mA
I_{CC}	Supply current ⁴ (total)		$V_{CC} = \text{Max}$		12	19 mA

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{pF}$, $R_L = 500\Omega$			$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}$, $R_L = 500\Omega$			
			Min	Typ	Max	Min	Max		
$t_s(H)$ $t_s(L)$	Setup time, High or Low J_n or K_n to CP_n	Waveform 1	4.0 3.5			5.0 4.0		ns ns	
$t_h(H)$ $t_h(L)$	Hold time, High or Low J_n or K_n to CP_n	Waveform 1	0.0 0.0			0.0 0.0		ns ns	
$t_w(H)$ $t_w(L)$	CP_n pulse width	Waveform 1	4.5 4.5			5.0 5.0		ns ns	
$t_w(L)$	RD_n or SD_n pulse width	Waveform 2	4.5			5.0		ns	
t_{rec}	Recovery time S_{Dn} or R_{Dn} to CP_n	Waveform 3 & 4	4.0			5.0		ns ns	

Flip-flop

54F112

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{pF}, R_L = 500\Omega$			$T_A = -55^\circ\text{C} \text{ to } +125^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}, R_L = 500\Omega$			
			Min	Typ	Max	Min	Max		
f_{MAX}	Maximum Clock frequency	Waveform 1	90	130		905		MHz	
t_{PLH} t_{PHL}	Propagation delay \overline{Q}_n to Q_n, \overline{Q}_n	Waveform 1	2.0 2.0	5.0 5.0	6.5 6.5	2.0 2.0	7.5 7.5	ns ns	
t_{PHL}	Propagation delay S_{Dn} or R_{Dn} to Q_n, \overline{Q}_n	Waveform 2	2.0 2.0	4.5 4.5	6.5 6.5	2.0 2.0	7.5 7.5	ns ns	


NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table operating mode.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- With the Clock input grounded and all outputs open I_{CC} is measured with the Q and \overline{Q} outputs High in turn.
- Parameter guaranteed, but not tested.

Flip-flop

54F112


AC WAVEFORMS




Flip-flop

54F112

TEST CIRCUIT AND WAVEFORM



Test Circuit for Totem-Pole Outputs



DEFINITIONS:

 R_L = Load Resistor; see AC Characteristics for value. C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value. R_T = Termination resistance should be equal to Z_{OUT} of pulse generators. V_X = Unclocked pins must be held at: $\leq 0.8V$; $\geq 2.7V$ or open per Function Table.

INPUT PULSE CHARACTERISTICS				
Family	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
54F	1MHz	500ns	$\leq 2.5\text{ns}$	$\leq 2.5\text{ns}$