T-52-3 (74AC16472, 74ACT16472 18-BIT LATCHED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

54AC16472, 54ACT16472

T10248-- D3571, JUNE 1990

- Members of Texas Instruments Widebus™
- Packaged in Shrink Small-Outline 300-mil Package (SSOP) and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Pin Spacings
- Inputs are TTL- or CMOS-Voltage Compatible
- 3-State Outputs Drive Bus Lines Directly
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C

description

The 'AC16472 and 'ACT16472 are noninverting 18-bit latched bus transceivers composed of two 9-bit sections with separate control signals. For either 9-bit transceiver section, data flow in the A-to-B mode is controlled by output enable (1OEAB or 2OEAB) and latch enable (1LEAB or 2LEAB) inputs. When 1OEAB (or 2OEAB) is low, the corresponding B outputs are active (high or low logic levels). When 10EAB (or 20EAB) is high, the corresponding B outputs are in the high-impedance state. The latches retain their prior states when 1LEAB (or 2LEAB) is high and reflect the states of the corresponding A inputs when 1LEAB (or 2LEAB) is low.

FUNCTION TABLE, EACH SECTION†

INPUTS		LATOURATA	D OUTDUTE	
LEAB	OEAB	LATCH DATA	BOUTPUTS	
L	L	Current A Data	Current A Data	
Н	L	Previous A Data	Previous A Data	
L.	Н	Current A Data	nt A Data Z	
-н	Н	Previous A Data	Z	

TA-to-B data flow is shown. B-to-A data flow is controlled analogously by OEBA and LEBA.

54AC16472, 54ACT16472 ... WD PACKAGE 74AC16472, 74ACT16472 ... DL PACKAGE (TOP VIEW)

, O	56	10EBA
2	55	1 LEBA
3	54]1B1
4	53	GND
5	52	182
6	51]1B3
7	50]V _{cc}
8	49]1B4
9	48]185
10	47]1B6
11	46	GND
12	45] 187
13	44]188
14	43]1B9
15	42] 2B1
16	41] 2B2
17	40] 2B3
18	39	GND
19	38] 284
20	37	285
21	36] 2B6
22	35	□v _{cc}
23	34	2 B7
24	33	□ 2B8
25	32	GND
26	31] 2B9
27	30	2LEBA
28	29] 20EBA
	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 1 22 23 24 25 26 27	2 55 3 54 4 53 5 52 6 51 7 50 8 49 9 48 10 47 11 45 12 45 13 44 14 43 15 42 16 41 17 40 18 39 19 38 20 37 21 36 22 35 22 35 22 33 25 32 26 31 27 30

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formather or design phase of development. Characteristic data and other specifications are design goods. Texas instruments reserves the right to change or discontinue these products without products.

Texas INSTRUMENTS Copyright @ 1990, Texas Instruments Incorporated

3-50

PRODUCT PREVIEW

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54AC16472, 54ACT16472 74AC16472, 74ACT16472

18-BIT LATCHED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

TI0248--D3571, JUNE 1990

Data flow from B to A is similar, but uses 10EBA and/or 20EBA and 1LEBA and/or 2LEBA.


The 74AC16472 and 74ACT16472 are packaged in Tl's shrink small-outline package (SSOP) with 25-mil center-to-center pin spacings. This package provides twice the I/O pin count and functionality of a standard small-outline package in the same printed-circuit-board area.


The 'AC16472 has CMOS-compatible input thresholds. The 'ACT16472 has TTL-compatible input thresholds.

The 54AC16472 and 54ACT16472 are characterized over the full military temperature range of -55° C to 125°C. The 74AC16472 and 74ACT16472 are characterized for operation from -40° C to 85°C.

logic diagram (positive logic)

T-52-31





JUCT PREVIEW

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

3-51