



Integrated Device Technology, Inc.

3.3V CMOS SINGLE POSITIVE-NAND GATE WITH SCHMITT-TRIGGER INPUTS, 5 VOLT TOLERANT I/O

IDT74LVC1G132A ADVANCE INFORMATION

FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 0.65mm pitch PSOP package
- Extended commercial range of -40°C to +85°C
- V_{cc} = 3.3V ±0.3V, Normal Range
- V_{cc} = 1.65V to 3.6V, Extended Range
- V_{cc} = 2.5V ±0.2V
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVC1G132A:

- High Output Drivers: ±24mA
- Reduced system switching noise

DESCRIPTION:


This single positive NAND gate is built using advanced dual metal CMOS technology. The LVC1G132A is designed for 1.65V to 3.6V V_{cc} operation and performs the Boolean function $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.


APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



PIN DESCRIPTION

| Pin Names | Description |
|-----------|-------------|
| A, B | Data Inputs |
| Y | Data Output |

FUNCTION TABLE (1)

| Inputs | | Output |
|--------|---|--------|
| A | B | Y |
| H | H | L |
| L | X | H |
| X | L | H |

NOTE:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't care

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

| Symbol | Description | Max. | Unit |
|------------------------------------|--|----------------|------|
| V _{TERM} ⁽²⁾ | Terminal Voltage with Respect to GND | - 0.5 to + 6.5 | V |
| V _{TERM} ⁽³⁾ | Terminal Voltage with Respect to GND | -0.5 to +6.5 | V |
| T _{STG} | Storage Temperature | - 65 to + 150 | °C |
| I _{OUT} | DC Output Current | - 50 to + 50 | mA |
| I _{IK} I _{OK} | Continuous Clamp Current, V _I < 0 or V _O < 0 | - 50 | mA |
| I _{CC} I _{SS} | Continuous Current through each V _{CC} or GND | ±100 | mA |

LVC 1G Link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 4.5 | 6 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 5.5 | 8 | pF |
| C _{I/O} | I/O Port Capacitance | V _{IN} = 0V | 6.5 | 8 | pF |

LVC 1G Link

NOTE:

- As applicable to the device type.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: T_A = - 40°C To +85°C

| Symbol | Parameter | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Unit | |
|--|---|---|---|---------------------|------------------------|------|----|
| V _{IH} | Input HIGH Voltage Level | V _{CC} = 1.65V to 1.95V | 0.65 x V _{CC} | — | — | V | |
| | | V _{CC} = 2.3V to 2.7V | 1.7 | — | — | V | |
| | | V _{CC} = 2.7V to 3.6V | 2 | — | — | V | |
| V _{IL} | Input LOW Voltage Level | V _{CC} = 1.65V to 1.95V | — | — | 0.35 x V _{CC} | V | |
| | | V _{CC} = 2.3V to 2.7V | — | — | 0.7 | | |
| | | V _{CC} = 2.7V to 3.6V | — | — | 0.8 | | |
| I _{IH} I _{IL} | Input Leakage Current | V _{CC} = 3.6V | V _I = 0 to 5.5V | — | — | ±5 | μA |
| I _{OZH} I _{OZL} | High Impedance Output Current (3-State Output pins) | V _{CC} = 3.6V | V _I = 0 to 5.5V | — | — | ±10 | μA |
| I _{OFF} | Input/Output Power Off Leakage | V _{CC} = 0V, V _{IN} or V _O ≤ 5.5V | — | — | ±50 | μA | |
| V _{IK} | Clamp Diode Voltage | V _{CC} = 2.3V, I _{IN} = - 18mA | — | - 0.7 | - 1.2 | V | |
| V _H | Input Hysteresis | V _{CC} = 3.3V | — | 100 | — | mV | |
| I _{CC1} I _{CC2} I _{CC3} | Quiescent Power Supply Current | V _{CC} = 3.6V | V _{IN} = GND or V _{CC} | — | — | 10 | μA |
| | | | 3.6 ≤ V _{IN} ≤ 5.5V ⁽²⁾ | — | — | 10 | |
| ΔI _{CC} | Quiescent Power Supply Current Variation | One input at V _{CC} - 0.6V, other inputs at V _{CC} or GND | — | — | 500 | μA | |

LVC 1G Link

NOTE:

- Typical values are at V_{CC} = 3.3V, +25°C ambient.
- This applies to 3-state outputs in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|------------------------|-------------------------|---------------------------------|--------------------------|-----------------------|------|------|
| VOH | Output HIGH Voltage | V _{CC} = 1.65V to 3.6V | I _{OH} = -0.1mA | V _{CC} - 0.2 | — | V |
| | | V _{CC} = 1.65V | I _{OH} = -4mA | 1.2 | — | |
| | | V _{CC} = 2.3V | I _{OH} = -8mA | 1.7 | — | |
| | | V _{CC} = 2.7V | I _{OH} = -12mA | 2.2 | — | |
| | | V _{CC} = 3.0V | | 2.4 | — | |
| V _{CC} = 3.0V | I _{OH} = -24mA | 2.2 | — | | | |
| VOL | Output LOW Voltage | V _{CC} = 1.65V to 3.6V | I _{OL} = 0.1mA | — | 0.2 | V |
| | | V _{CC} = 1.65V | I _{OL} = 4mA | — | 0.45 | |
| | | V _{CC} = 2.3V | I _{OL} = 8mA | — | 0.7 | |
| | | V _{CC} = 2.7V | I _{OL} = 12mA | — | 0.4 | |
| | | V _{CC} = 3.0V | I _{OL} = 24mA | — | 0.55 | |

LVC 1G Link

NOTE:

- V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = -40°C to +85°C.

HYSTERESIS CHARACTERISTICS

| Parameter | Test Conditions | V _{CC} | Min. | Typ. | Max. | Unit |
|---|--|-----------------|------|------|------|------|
| V _{T+} Positive-going threshold | Input Voltage, from V _{IL} to V _{IH} , in a linear ramp observing the output transition. | 1.65V | — | — | — | V |
| | | 2.3V | — | — | — | |
| | | 2.7V | 0.8‡ | — | 2 | |
| | | 3V | 0.8‡ | — | 2 | |
| | | 3.6V | 0.8‡ | — | 2 | |
| V _{T-} Negative-going threshold | Input Voltage, from V _{IH} to V _{IL} , in a linear ramp observing the output transition. | 1.65V | — | — | — | V |
| | | 2.3V | — | — | — | |
| | | 2.7V | 0.4 | — | 1.4‡ | |
| | | 3V | 0.6 | — | 1.5‡ | |
| | | 3.6V | 0.8 | — | 1.8‡ | |
| ΔV _T Hysteresis (V _{T+} - V _{T-}) | $\Delta V_{T \min} = V_{T+ \min} - V_{T- \max} $ $\Delta V_{T \max} = V_{T+ \max} - V_{T- \min} $ | 1.65V | — | — | — | V |
| | | 2.3V | — | — | — | |
| | | 2.7V | 0.3 | — | 1.1 | |
| | | 3V | 0.3 | — | 1.2 | |
| | | 3.6V | 0.3 | — | 1.2 | |

‡ = Guaranteed by design.

OPERATING CHARACTERISTICS, T_A = 25°C

| Symbol | Parameter | Test Conditions | V _{CC} = 1.8V ± 0.15V | V _{CC} = 2.5V ± 0.2V | V _{CC} = 3.3V ± 0.3V | Unit |
|--------|-------------------------------|---------------------------------|--------------------------------|-------------------------------|-------------------------------|------|
| | | | Typical | Typical | Typical | |
| CPD | Power Dissipation Capacitance | C _L = 0pF, f = 10Mhz | — | — | — | pF |

SWITCHING CHARACTERISTICS (1)

| Symbol | Parameter | V _{CC} = 1.8V ± 0.15V | | V _{CC} = 2.5V ± 0.2V | | V _{CC} = 2.7V | | V _{CC} = 3.3V ± 0.3V | | Unit |
|------------------|-------------------|--------------------------------|------|-------------------------------|------|------------------------|------|-------------------------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{PLH} | Propagation Delay | 1 | 13.7 | 1 | 7.9 | — | 7.5 | 1 | 6.4 | ns |
| t _{PHL} | A or B to Y | | | | | | | | | |

NOTE:

- See test circuits and waveforms. T_A = -40°C to +85°C.


TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

| Symbol | Vcc ⁽¹⁾ = 3.3V±0.3V | Vcc ⁽¹⁾ = 2.7V | Vcc ⁽²⁾ = 2.5V±0.2V | Unit |
|-------------------|--------------------------------|---------------------------|--------------------------------|------|
| V _{LOAD} | 6 | 6 | 2 x V _{cc} | V |
| V _{IH} | 2.7 | 2.7 | V _{cc} | V |
| V _T | 1.5 | 1.5 | V _{cc} / 2 | V |
| V _{LZ} | 300 | 300 | 150 | mV |
| V _{HZ} | 300 | 300 | 150 | mV |
| CL | 50 | 50 | 30 | pF |


LVC 1G Link

PROPAGATION DELAY




LVC 1G Link

TEST CIRCUITS FOR ALL OUTPUTS



LVC 1G Link

ENABLE AND DISABLE TIMES



LVC 1G Link

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.
 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_r ≤ 2.5ns; t_r ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_r ≤ 2ns; t_r ≤ 2ns.

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SWITCH POSITION:

| Test | Switch |
|---|-------------------|
| Open Drain Disable Low Enable Low | V _{LOAD} |
| Disable High Enable High | GND |
| All Other tests | Open |


LVC 1G Link

SET-UP, HOLD AND RELEASE TIMES



LVC 1G Link

PULSE WIDTH



LVC 1G Link


1.8V ± 0.15V TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

| Symbol | Vcc ⁽¹⁾ = 1.8V ± 0.15V | Unit |
|-------------------|-----------------------------------|------|
| V _{LOAD} | 2 x Vcc | V |
| V _{IH} | Vcc | V |
| V _T | Vcc / 2 | V |
| V _{LZ} | 150 | mV |
| V _{HZ} | 150 | mV |
| C _L | 30 | pF |


LVC 1G Link

PROPAGATION DELAY



LVC 1G Link

TEST CIRCUITS FOR ALL OUTPUTS



LVC 1G Link

C_L = Load capacitance: includes jig and probe capacitance.
 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTE:


1. Pulse Generator for All Pulses: Rate \leq 10MHz; $t_f \leq$ 2ns; $t_r \leq$ 2ns.

SWITCH POSITION:

| Test | Switch |
|---|------------|
| Open Drain Disable Low Enable Low | V_{LOAD} |
| Disable High Enable High | GND |
| All Other tests | Open |


LVC 1G Link

PULSE WIDTH



LVC 1G Link

ENABLE AND DISABLE TIMES




LVC 1G Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD AND RELEASE TIMES



LVC 1G Link

ORDERING INFORMATION



PICOGATE-LOGIC (DY) PACKAGES

Due to their small size, PicoGate-Logic packages require more complex symbolization guidelines. IDT's 5-pin PSOP (DY) packaged devices utilize a three-symbol name rule. The first symbol denotes device technology, the second symbol denotes device function, and the third symbol denotes a wafer fab/assembly site code for internal tracking.

EXAMPLES:

1. A PicoGate-Logic device with package code LR* is an IDT74LVCG179A.
2. A PicoGate-Logic device with package code GC* is an IDT74ALVC1G04.

PICOGATE-LOGIC (DY) PACKAGE SYMBOLIZATION GUIDELINES

| TECHNOLOGY | CODE | FUNCTION | CODE |
|---------------------|------|--------------------|------|
| ALVC | G | 00 | A |
| ALVCH | J | 02 | B |
| LVC | L | 04 | C |
| LVCH ⁽¹⁾ | | U04 | D |
| | | 06 ⁽¹⁾ | |
| | | 07 ⁽¹⁾ | |
| | | 08 | E |
| | | 14 | F |
| | | 32 | G |
| | | 79 | R |
| | | 86 | H |
| | | 125 | M |
| | | 126 | N |
| | | 132 ⁽¹⁾ | |

NOTE:

1. Code to be determined.