

# 16-Bit Bidirectional Transceiver with 3-State Outputs

#### GENERAL DESCRIPTION

The ML6516245 is a BiCMOS, non-inverting 16-bit transceiver with 3-state outputs. This device was specifically designed for high speed bus applications. Its 16 channels support propagation delay of 2.5ns maximum, and fast output enable and disable times of 7.5ns or less to minimize datapath delay.

This device is designed to minimize undershoot, overshoot, and ground bounce to decrease noise delays. These transceivers implement a unique digital and analog implementation to eliminate the delays and noise inherent in traditional digital designs. The device offers a new method for quickly charging up a bus load capacitor to minimize bus settling times, or FastBus<sup>TM</sup> Charge. FastBus Charge is a transition current, (specified as IDYNAMIC) that injects between 60 to 200mA (depending on output load) of current during the rise time and fall time. This current is used to reduce the amount of time it takes to charge up a heavily-capacitive loaded bus, effectively reducing the bus settling times, and improving data/clock margins in tight timing budgets.


Micro Linear's solution is intended for applications for critical bus timing designs that include minimizing device propagation delay, bus settling time, and time delays due to noise. Applications include; high speed memory arrays, bus or backplane isolation, bus to bus bridging, and sub-2.5ns propagation delay schemes.

The ML6516245 follows the pinout and functionality of the industry standard 3.3V-logic families.

#### **FEATURES**

- Low propagation delays 2.5ns maximum for 3.3V 2.25ns maximum for 5.0V
- Fast output enable/disable times of 7.5ns maximum
- FastBus Charge current to minimize the bus settling time during active capacitive loading
- 3.0 to 3.6V and 5V V<sub>CC</sub> supply operation; LV-TTL compatible input and output levels with 3-state capability
- Industry standard pinout compatible to FCT, ALV, LCX, LVT, and other low voltage logic families
- ESD protection exceeds 2000V
- Full output swing for increased noise margin
- Undershoot and overshoot protection to 400mV typically
- Low ground bounce design

## **BLOCK DIAGRAM**



# PIN CONFIGURATION

ML6516245 48-Pin SSOP (R48) 48-Pin TSSOP (T48)

				,
1DIR 🔲	1	$\cup$	48	10E
1B0 🔃	2		47	1A0
1B1 🔃	3		46	<b>□</b> 1A1
GND 🔲	4		45	☐ GND
1B2 🔲	5		44	☐ 1A2
1B3	6		43	1A3
Vcc □	7		42	□ Vcc
1B4 🔲	8		41	1A4
1B5 🔃	9		40	1A5
GND 🔲	10		39	☐ GND
1B6 🔲	11		38	1A6
1B7 🔃	12		37	1A7
2B0 🔲	13		36	2A0
2B1	14		35	2A1
GND 🗔	15		34	☐ GND
2B2 🔲	16		33	2A2
2B3	17		32	2A3
v <sub>cc</sub>	18		31	$\square$ v <sub>cc</sub>
2B4	19		30	2A4
285	20		29	2A5
GND 🗔	21		28	☐ GND
286	22		27	2A6
287	23		26	2A7
2DIR 🔲	24		25	2 <b>Ō</b> E
		TOP VIEW		•

# **FUNCTION TABLE**

(Each 8-bit section)

ŌĒ	DIR	, Ai	Bi	FUNCTION
Н	Х	Z	Z	Disable
L	L	Output	Input	Bus B to Bus A
L	Н	Input	Output	Bus A to Bus B

 $L = Logic\ Low,\ H = Logic\ High,\ X = Don't\ Care,\ Z = High\ Impedance$ 

i = 0 to 7

# PIN DESCRIPTION

PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1	1DIR	Direction Select	25	2 <del>OE</del>	Output Enable
2	1B0	Data Bus 1B	26	2A7	Data Bus 2A
3	1B1	Data Bus 1B	27	2A6	Data Bus 2A
4	GND	Signal Ground	28	GND	Signal Ground
5	1B2	Data Bus 1B	29	2A5	Data Bus 2A
6	1B3	Data Bus 1B	30	2A4	Data Bus 2A
7	$V_{CC}$	3.3V or 5.0V Supply	31	$V_{CC}$	3.3V or 5.0V Supply
8	1B4	Data Bus 1B	32	2A3	Data Bus 2A
9	1B5	Data Bus 1B	33	2A2	Data Bus 2A
10	GND	Signal Ground	34	GND	Signal Ground
11	1B6	Data Bus 1B	35	2A1	Data Bus 2A
12	1B7	Data Bus 1B	36	2A0	Data Bus 2A
13	2B0	Data Bus 2B	37	1A7	Data Bus 1A
14	2B1	Data Bus 2B	38	1A6	Data Bus 1A
15	GND	Signal Ground	39	GND	Signal Ground
16	2B2	Data Bus 2B	40	1A5	Data Bus 1A
17	2B3	Data Bus 2B	41	1A4	Data Bus 1A
18	$V_{CC}$	3.3V or 5.0V Supply	42	$V_{CC}$	3.3V or 5.0V Supply
19	2B4	Data Bus 2B	43	1A3	Data Bus 1A
20	2B5	Data Bus 2B	44	1A2	Data Bus 1A
21	GND	Signal Ground	45	GND	Signal Ground
22	2B6	Data Bus 2B	46	1A1	Data Bus 1A
23	2B7	Data Bus 2B	47	1A0	Data Bus 1A
24	2DIR	Direction Select	48	1 <del>OE</del>	Output Enable

## ML6516245

### **ABSOLUTE MAXIMUM RATINGS**

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

V <sub>CC</sub>	
DC Input Voltage	
AC Input Voltage (PW < 20ns)	3.0V
DC Output Voltage	
Output Current, Source or Sink	

Storage Temperature Range	65°C to 150°C
Junction Temperature	
Lead Temperature (Soldering, 10sec)	
Thermal Impedance ( $\theta_{IA}$ )	

### **OPERATING CONDITIONS**

Temperature Range	0°C to 70°C
V <sub>IN</sub> Operating Range	

### **ELECTRICAL CHARACTERISTICS – 3.3V OPERATION**

Unless otherwise specified,  $V_{IN} = 3.3V$ ,  $T_A = Operating Temperature Range (Note 1).$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
AC ELECTR	RICAL CHARACTERISTICS (C <sub>LOAD</sub> = 50pf	·)				
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	Ai to/from Bi	1.8	2.1	2.5	ns
t <sub>OE</sub>	Output Enable Time	OE to Ai/Bi			7.5	ns
		DIR to Ai/Bi			8.5	ns
top	Output Disable Time	OE to Ai/Bi			7.5	ns
		DIR to Ai/Bi			8.5	ns
T <sub>OS</sub>	Output-to-Output Skew				500	ps
C <sub>IN</sub>	Input Capacitance			8		pF
DC ELECTI	RICAL CHARACTERISTICS ( $C_{LOAD} = 50$ pl	, R <sub>LOAD</sub> = Open)				
V <sub>IH</sub>	Input High Voltage	Logic high	2.0			V
V <sub>IL</sub>	Input Low Voltage	Logic low			0.8	V
ItH	Input High Current	Per pin, V <sub>IN</sub> = 3V			300	μA
l <sub>IL</sub>	Input Low Current	Per pin, V <sub>IN</sub> = 0V			300	μA
I <sub>HI-Z</sub>	Three-State Output Current	V <sub>CC</sub> = 3.6V, 0 < V <sub>IN</sub> < V <sub>CC</sub>			5	μA
V <sub>IC</sub>	Input Clamp Voltage	V <sub>CC</sub> = 3.6V, l <sub>IN</sub> = 18mA		-0.7	-0.2	V
I <sub>DYNAMIC</sub> Dynamic Transition Current	•	Low to high transitions		80		mA
	(FastBus Charge)	High to low transitions		80		mA
V <sub>OH</sub>	Output High Voltage	$V_{CC} = 3.6V$ , $I_{OH} = -2mA$	2.4			V
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = 3.6V, I <sub>OL</sub> = 2mA			0.6	V
I <sub>CC</sub>	Quiescent Power Supply Current	$V_{CC} = 3.6V$ , $f = 0Hz$ , inputs = $V_{CC}$ or $0V$			3	μА

Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

# **ELECTRICAL CHARACTERISTICS – 5V OPERATION**

Unless otherwise specified,  $V_{IN} = 5V$ ,  $T_A = Operating Temperature Range (Note 1).$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
AC ELECTI	RICAL CHARACTERISTICS ( $C_{LOAD} = 50$	pF)	_ · <u> </u>	L	L	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	Ai to/from Bi	1.6	2.0	2.25	ns
t <sub>OE</sub>	Output Enable Time	OE to Ai/Bi			7.5	ns
		DIR to Ai/Bi			8.5	ns
t <sub>OD</sub>	Output Disable Time	OE to Ai/Bi			7.5	ns
		DIR to Ai/Bi			8.5	ns
T <sub>OS</sub>	Output-to-Output Skew			-	500	ps
C <sub>IN</sub>	Input Capacitance			8		pF
DC ELECTI	RICAL CHARACTERISTICS ( $C_{LOAD} = 50$	pF, R <sub>LOAD</sub> = Open)	· · · · · · · · · · · · · · · · · · ·	<u> </u>	<u>.I</u>	<u> </u>
$V_{IH}$	Input High Voltage	Logic high	3.6			V
VIL	Input Low Voltage	Logic low			0.8	V
I <sub>IH</sub>	Input High Current	Per pin, V <sub>IN</sub> = 4.5V			300	μA
l <sub>IL</sub>	Input Low Current	Per pin, V <sub>IN</sub> = 0V			300	μA
l <sub>HI-Z</sub>	Three-State Output Current	$V_{CC} = 5.5V, 0 < V_{IN} < V_{CC}$			5	μA
V <sub>IC</sub>	Input Clamp Voltage	$V_{CC} = 5.5V$ , $I_{IN} = 18mA$		-0.7	-0.2	V
IDYNAMIC	Dynamic Transition Current	Low to high transitions		120		mA
	(FastBus Charge)	High to low transitions		120		mA
$V_{OH}$	Output High Voltage	$V_{CC} = 5.5V$ , $I_{OH} = -2mA$	4.5			V
V <sub>OL</sub>	Output Low Voltage	$V_{CC} = 5.5V$ , $I_{OL} = 2mA$			1.2	V
I <sub>CC</sub>	Quiescent Power Supply Current	$V_{CC} = 5.5V$ , $f = 0Hz$ , inputs = $V_{CC}$ or $0V$			3	μА

Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

#### PERFORMANCE DATA 3.3V OPERATION




Figure 1. Propagation Delay over Load Capacitance: 30 to 150pF,  $V_{CC} = V_{IN} = 3.3V$ , 20MHz




Figure 3. Ground Bounce: ML6516245,  $V_{CC} = V_{IN} = 3.0V$  $V_{IN}$ :  $t_{RISE} = t_{FALL} = 2ns$ 




Figure 5a. Typical V<sub>OL</sub> vs. I<sub>OL</sub> for One Buffer Output




Figure 2.  $I_{CC}$  vs. Frequency (10 to 100 MHz) over Load,  $V_{CC} = V_{IN} = 3.3V$ 




Figure 4.  $I_{DYNAMIC}$  Current (FastBus Charge): ML6516245,  $V_{CC} = V_{IN} = 3.3V$ , 50pF load, 40mA/DIV,  $V_{IN}$ :  $t_{RISE} = t_{FALL} = 2ns$ 




Figure 5b. Typical VOH vs. IOH for One Buffer Output

# **PERFORMANCE DATA 5.0V OPERATION**




Figure 6. Propagation Delay over Load Capacitance: 30 to 150pF,  $V_{CC} = V_{IN} = 5.0V$ , 20MHz




Figure 7.  $I_{CC}$  vs. Frequency (10 to 100 MHz) over Load,  $V_{CC} = V_{IN} = 5.0 V$ 




Figure 8.  $I_{DYNAMIC}$  Current (FastBus Charge): ML6516245,  $V_{CC}$  =  $V_{IN}$  = 5.0V, 50pF load, 100mA/DIV,  $V_{IN}$ :  $t_{RISE}$  =  $t_{FALL}$  = 2ns

## **FUNCTIONAL DESCRIPTION**




Figure 9. Logic Diagram




Figure 10. Logic Symbol

#### ARCHITECTURAL DESCRIPTION

The ML6516245 is a 16-bit (dual-octal) non-inverting bus transceiver with 3-state outputs designed for 3.0V to 3.6V V<sub>CC</sub> and 4.5V to 5.5V operation. This device is designed for asynchronous communication between data buses. The ML6516245 can be used as two 8-bit transceivers or as one 16-bit transceiver and can be designated as Port-A bus and Port-B bus. The Direction and Output Enable controls are designed to operate these configurations. The direction control pin (iDIR) controls the direction of the data flow. The output enable pin  $(1\overline{OE}, 2\overline{OE})$  overrides the direction control and disables both ports.

Until now, these transceivers were typically implemented in CMOS logic and made to be TTL compatible by sizing the input devices appropriately. In order to buffer large capacitances with CMOS logic, it is necessary to cascade an even number of inverters, each successive inverter larger than the preceding, eventually leading to an inverter that will drive the required load capacitance at the required frequency. Each inverter stage represents an additional delay in the gating process because in order for a single gate to switch, the input must slew more than half of the supply voltage. The best of these 16-bit CMOS buffers has managed to drive 50pF load capacitance with a delay of 3.6ns.

Micro Linear has produced a 16-bit transceiver with a delay less than 2.5ns by using a unique circuit architecture that does not require cascade logic gates.

The basic architecture of the ML6516245 is shown in Figure 11. In this circuit, there are two paths to the output. One path sources current to the load capacitance where the signal is asserted, and the other path sinks current from the output when the signal is negated.

The assertion path is the Darlington pair consisting of transistors Q1 and Q2. The effect of transistor Q1 is to increase the current gain through the stage from input to output, to increase the input resistance and to reduce input capacitance. During the transition state (the input from low-to-high) the output transistor Q2 sources large amount of current to quickly charge up a highly capacitive load which in effect reduces the bus settling time. This current is specified as IDYNAMIC.

The negation path is also the Darlington pair consisting of transistor Q3 and transistor Q4. With M1 connecting to the input of the Darlington pair, Transistor Q4 then sinks a large amount of current during the input transition from high-to-low.

Inverter X2 is a helpful buffer that not only drives the output toward the upper rail but also pulls the output to the lower rail.

There are a number of MOSFETs not shown in Figure 10. These MOSFETs are used to 3-state the buffers. For instance, R1 and R2 were implemented as resistive transmission gates to ensure that disabled buffers do not load the lines of which they are connected.





Figure 11. One Buffer Cell of the ML6516245

### **CIRCUITS AND WAVE FORMS**



**Figure 12. Test Circuits for All Outputs** 




Figure 13. Propagation Delay




Figure 14. Enable and Disable Times






Figure 15. Output Skew

# **PHYSICAL DIMENSIONS** inches (millimeters)



#### Package: T48 48-Pin TSSOP



#### **ORDERING INFORMATION**

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML6516245CR	0°C to 70°C	48-Pin SSOP (R48)
ML6516245CT	0°C to 70°C	48-Pin TSSOP (T48)

© Micro Linear 1997. Micro Linear is a registered trademark of Micro Linear Corporation.

Products described herein may be covered by one or more of the following U.S. patents: 4,897,611; 4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,565,761; 5,592,128; 5,594,376; 5,652,479; 5,661,427. Japan: 2,598,946; 2,619,299. Other patents are pending.

Micro Linear reserves the right to make changes to any product herein to improve reliability, function or design. Micro Linear does not assume any liability arising out of the application or use of any product described herein, neither does it convey any license under its patent right nor the rights of others. The circuits contained in this data sheet are offered as possible applications only. Micro Linear makes no warranties or representations as to whether the illustrated circuits infringe any intellectual property rights of others, and will accept no responsibility or liability for use of any application herein. The customer is urged to consult with appropriate legal counsel before deciding on a particular application.

2092 Concourse Drive San Jose, CA 95131

> Tel: (408) 433-5200 Fax: (408) 432-0295

