SCAS376 - MARCH 1994

- Member of the Texas instruments Widebus™ Family
- UBT™ (Universal Bus Transceiver)
   Combines D-Type Latches and D-Type
   Filp-Flops for Operation in Transparent,
   Latched, Clocked, or Clock-Enabled Mode
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus-Hold Data inputs Eliminate the Need for External Pullup Resistors on All I/O Pins
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 18-bit universal bus transceiver is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVC162601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

### DGG OR DL PACKAGE (TOP VIEW)

		T		
OEAB	1	U	56	CLKENAB
LEAB	2		55	CLKAB
A1	3		54	]B1
GND	4		53	GND
A2 [			52	B2
A3 [	6		51	] B3
v <sub>cc</sub> (	7		50	l v <sub>cc</sub>
A4 [	8		49	B4
A5				B5
A6 [	10			] B6
GND (	11			GND
	12			<b>]</b> B7
	13		44	<b>]</b> B8
	14			] B9
A10				B10
A11 [				B11
A12 (				]B12
GND				GND
A13 (	19			B13
A14				<b>]</b> B14
A15	21		36	B15
Vcc			35	] v <sub>cc</sub>
A16				B16
A17			33	B17
GND				GND
A18				]B18
OEBA				CLKBA
LEBA	28		29	CLKENBA

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

The B-port outputs, include  $25-\Omega$  series resistors to reduce overshoot and undershoot.

The SN74ALVC162601 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC162601 is characterized for operation from -40°C to 85°C.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

# SN74ALVC162601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS376 - MARCH 1994

#### **FUNCTION TABLET**

	INPUTS				OUTPUT	
CLKENAB	OEAB	LEAB	CLKAB	Α	B	
Х	Н	Х	Х	Х	Z	
х	L	н	X	L	L	
x	L	н	X	Н	н	
н	L	L	X	X	в <sub>0</sub> ‡	
н	L	L	X	Χ	В <sub>0</sub> ‡ В <sub>0</sub> ‡	
L	L	L	1	L	L	
L	L	L	<b>↑</b>	Н	н	
L	L	L	L	X	в <sub>0</sub> ‡	
L	L	L	н	X	В <sub>0</sub> ‡ В <sub>0</sub> §	


<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.



<sup>‡</sup> Output level before the indicated steady-state input conditions were established.

<sup>§</sup> Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

# logic diagram (positive logic)



# SN74ALVC162601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS376 - MARCH 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (I/O ports) (see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ } < 0)$	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3): DGG package	e 1 W
DL package	1.4 W
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note.

## recommended operating conditions

			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	٧
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2		٧
VIL	Low-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	٧
٧ı	Input voltage		0	VCC	٧
٧o	Output voltage		0	Vcc	٧
	High-level output current	V <sub>CC</sub> = 2.7 V		4	
ЮН		V <sub>CC</sub> = 3 V			mA
lOL	Low-level output current	V <sub>CC</sub> = 2.7 V			mA
		V <sub>CC</sub> = 3 V			] "A
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	Vcc†	MIN MAX	UNIT	
		l <sub>OH</sub> = - 100 μA	MIN to MAX	V <sub>CC</sub> -0.2		
· ·		I <sub>OH</sub> = -4 mA	2.7 V	2.4	l v	
VOL	I <sub>OH</sub> = -6 mA	3 V	2.4	ľ		
		I <sub>OH</sub> = TBD		2		
VoL		I <sub>OL</sub> =100 μA	MIN to MAX	0.2	v	
		IOL = 4 mA	2.7 V	0.4		
		IOL = 6 mA	2.1/	0.4	V	
		I <sub>OH</sub> = TBD	3 V	0.8		
l <sub>l</sub>		V <sub>1</sub> = V <sub>CC</sub> or GND	3.6 V	±5	μА	
_ <u>.</u>		V <sub>I</sub> = 0.8 V	214	75		
l(hold)	)	V <sub>I</sub> = 2 V	3 V	-75	μА	
loz‡		VO = VCC or GND	3.6 V	±10	μА	
Icc		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V	40	μΑ	
ΔICC	<del>-</del>	V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND		750	μА	
Ci	Control inputs	VI = VCC or GND	3.3 V		pF	
Cio	A or B ports	VO = VCC or GND	3.3 V		pF	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.