

**Product Features**

- Functionally compatible with FCT3, LVT, and 74 series 543 families of products
- Tri-State outputs
- 5V Tolerant inputs and outputs
- 2.0V-3.6V Vcc supply operation
- Balanced sink and source output drives (24 mA)
- Low ground bounce outputs
- Power Down High Impedance inputs and outputs
- Supports live insertion
- ESD Protection exceeds 2000V, Human Body Model 200V, Machine Model
- Packages available:
  - 24-pin 173-mil wide plastic TSSOP (L)
  - 24-pin 150-mil wide plastic QSOP (Q)
  - 24-pin 300-mil wide plastic SOIC (S)


**Product Description**

Pericom Semiconductor’s PI74LCX series of logic circuits are produced using the Company’s advanced 0.6 micron CMOS technology, achieving industry leading speed grades.


The PI74LCX543 is an 8-bit wide non-inverting transceiver designed with two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (CEAB) input must be LOW in order to enter data from A0–A7 or to take data from B0–B7, as indicated in the Truth Table. With CEAB LOW, a LOW signal makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both LOW, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses the OEAB, LEAB, and CEAB inputs.

The PI74LCX543 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

**Logic Block Diagram**



### Product Pin Configuration



### Product Pin Description

Pin Name	Description
$\overline{OEAB}$	A-to-B Output Enable Input (Active LOW)
$\overline{OEBA}$	B-to-A Output Enable Input (Active LOW)
$\overline{CEAB}$	A-to-B Enable Input (Active LOW)
$\overline{CEBA}$	B-to-A Enable Input (Active LOW)
$\overline{LEAB}$	A-to-B Latch Enable Input (Active LOW)
$\overline{LEBA}$	B-to-A Latch Enable Input (Active LOW)
A0-A7	A-to-B Data Inputs or B-to-A 3-State Outputs
B0-B7	B-to-A Data Inputs or A-to-B 3-State Outputs
GND	Ground
VCC	Power

### Truth Table (Non-Inverting)<sup>(1,2)</sup> For A-to-B (Symmetric with B-to-A)

Inputs			Latch Status	Output Buffers
$\overline{CEAB}$	$\overline{LEAB}$	$\overline{OEAB}$	A-to-B	B0-B7
H	X	X	Storing	High-Z
X	H	X	Storing	—
X	X	H	—	High Z
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous* A Inputs

- \*Before  $\overline{LEAB}$  LOW-to-HIGH Transition  
H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care or Irrelevant
- A-to-B data flow shown; B-to-A flow control is the same, except using  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$ .

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied .....	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) ....	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to +7.0V
DC Input Voltage .....	-0.5V to +7.0V
DC Output Current .....	120 mA
Power Dissipation .....	1.0W

**Note:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Units		
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V	
		Data Retention	1.5	3.6		
V <sub>I</sub>	Input Voltage	0	5.5			
V <sub>O</sub>	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>		
		TRI-State	0	5.5		
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	V <sub>CC</sub> = 3.0V-3.6V	—	±24		mA
		V <sub>CC</sub> = 2.7V	—	±12		
T <sub>A</sub>	Free-Air Operating Temperature	-40	+85	°C		
Δt/ΔV	Input Edge Rate	V = 0.8V-2.0V, V <sub>CC</sub> = 3.0V		0	10	ns/V

**DC Electrical Characteristics** (Over the Operating Range,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 2.7\text{V}$  to  $3.6\text{V}$ )

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
$V_{IH}$	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0	—	—	V
$V_{IL}$	Input LOW Voltage	Guaranteed Logic LOW Level		—	—	0.8	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 2.7\text{-}3.6$	$I_{OH} = -0.1\text{mA}$	$V_{CC}-0.2$	—	—	
		$V_{CC} = 2.7$	$I_{OH} = -12\text{mA}$	2.2	—	—	
		$V_{CC} = 3.0$	$I_{OH} = -18\text{mA}$	2.4	—	—	
			$I_{OH} = -24\text{mA}$	2.2	—	—	
$V_{OL}$	Output LOW Voltage	$V_{CC} = 2.7\text{-}3.6$	$I_{OL} = 0.1\text{mA}$	—	—	0.2	
		$V_{CC} = 2.7$	$I_{OL} = 12\text{mA}$	—	—	0.4	
		$V_{CC} = 3.0$	$I_{OL} = 16\text{mA}$	—	—	0.4	
			$I_{OL} = 24\text{mA}$	—	—	0.55	
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$		—	-0.7	-1.2	
$I_I$	Input Leakage Current	$0 \leq V_I \leq 5.5\text{V}$	$V_{CC} = 2.7\text{-}3.6$	—	—	$\pm 5$	$\mu\text{A}$
$I_{OZ}$	Tri-State Output Leakage	$0 \leq V_O \leq 5.5\text{V}$ $V_I = V_{IH}$ or $V_{IL}$	$V_{CC} = 2.7\text{-}3.6$	—	—	$\pm 5$	
$I_{OFF}$	Power Down Disable	$V_{CC} = 0\text{V}, V_{IN}$ or $V_{OUT} \leq 5.5\text{V}$		—	—	10	
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$	$V_{IN} = \text{GND}$ or $V_{CC}$	—	0.1	10	
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$	$V_{IN} = V_{CC} - 0.6\text{V}^{(3)}$	—	—	500	

**Notes:**

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^{\circ}\text{C}$  ambient.
3. Per TTL driven input; all other inputs at  $V_{CC}$  or GND.

**Capacitance**

Parameters	Description	Test Conditions	Typ.	Units
$C_{IN}$	Input Capacitance	$V_{CC} = \text{Open}, V_I = 0\text{V}$ or $V_{CC}$	7	pF
$C_{OUT}$	Output Capacitance	$V_{CC} = 3.3\text{V}, V_I = 0\text{V}$ or $V_{CC}$	8	
$C_{PD}$	Power Dissipation Capacitance	$V_{CC} = 3.3\text{V}, V_I = 0\text{V}$ or $V_{CC}, F = 10\text{MHz}$	25	

**Switching Characteristics over Operating Range**

Parameters	Description	Conditions	V <sub>CC</sub> = 3.3V ± 0.3V		V <sub>CC</sub> = 2.7V		Units
			Min.	Max.	Min.	Max.	
tPLH tPHL	Propagation Delay Transparent Mode A <sub>N</sub> to B <sub>N</sub> or B <sub>N</sub> to A <sub>N</sub>	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω	1.5	7.0	1.5	8.0	ns
tPLH tPHL	Propagation Delay <u>LEBA</u> to A <sub>N</sub> , <u>LEAB</u> to B <sub>N</sub>		1.5	8.5	1.5	9.5	
tpZH tpZL	Output Enable Time <u>OEBA</u> or <u>OEAB</u> to A <sub>N</sub> or B <sub>N</sub> <u>CEBA</u> or <u>CEAB</u> to A <sub>N</sub> or B <sub>N</sub>		1.5	9.0	1.5	10.0	
tpZH tpZL	Output Disable Time <sup>(3)</sup> <u>OEBA</u> or <u>OEAB</u> to A <sub>N</sub> or B <sub>N</sub> <u>CEBA</u> or <u>CEAB</u> to A <sub>N</sub> or B <sub>N</sub>		1.5	7.0	1.5	7.5	
tsu	Setup Time, HIGH or LOW A <sub>N</sub> or B <sub>N</sub> to <u>LEBA</u> or <u>LEAB</u>		2.5	—	2.5	—	
th	Hold Time, HIGH or LOW A <sub>N</sub> or B <sub>N</sub> to <u>LEBA</u> or <u>LEAB</u>		1.5	—	1.5	—	
tw	<u>LEBA</u> or <u>LEAB</u> Pulse Width LOW <sup>(3)</sup>		3.3	—	3.3	—	
tsk(o)	Output Skew <sup>(1)</sup>		—	1.0	—	—	

**Note:**

1. Skew between any two outputs, of the same package, switching in the same direction.


**Dynamic Switching Characteristics (T<sub>A</sub> = +25°C)**

Parameters	Description	Test Conditions <sup>(1)</sup>	Typ.	Units
VOLP	Dynamic LOW Peak Voltage	V <sub>CC</sub> = 3.3V, C <sub>L</sub> = 50pF V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V	0.8	V
VOLV	Dynamic LOW Valley Voltage	V <sub>CC</sub> = 3.3V, C <sub>L</sub> = 50pF V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V	0.8	V


**Note:**

1. Measured with n-1 outputs switching from High-to-Low or Low-to-High. The remaining output is measured in the LOW state.


**Packaging Mechanical - 24-pin SOIC (S-package)**



**24-Pin 173 Mil-Wide Plastic TSSOP (L) Package**



Packaging Mechanical - 24-pin QSOP (Q-package)



Ordering Information

Ordering Code	Description
PI74LCX543L	24-Pin 173-mil wide Plastic TSSOP (L)
PI74LCX543Q	24-Pin 150-mil wide Plastic QSOP(Q)
PI74LCX543S	24-Pin 300-mil wide Plastic SOIC(S)

Note:

1. Thermal characteristics can be found on the web at <http://www.pericom.com/packaging/>