D3793, FEBRUARY 1991-REVISED OCTOBER 1992

 Members of the Texas Instruments Widebus™ Family 	SN54ABT16 SN74ABT16		DL	PACKAGE
 State-of-the-Art EPIC-IIB™ BICMOS Design Significantly Reduces Power Dissipation 	10E (· .	_] 1LE
 ESD Protection Exceeds 2000 V Per MiL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	1Q1 [1Q2 [GND [1Q3 [2 3 4	47 46 45	1 1D1 1 1D2 1 GND 1 1D3
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	1Q3 L 1Q4 [V _{CC} [6	43] 1D3] 1D4] V _{CC}
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 5 V, T_A = 25°C 	1Q5 [1Q6 [8	41	1D5 1D6
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	GND [1Q7 [11	38	GND 1D7
 Flow-Through Architecture Optimizes PCB Layout 	1Q8 L 2Q1 L	13	36] 1D8] 2D1
 High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL}) 	2Q2 [GND [2Q3 [15	34] 2D2] GND] 2D3
Packaged in Plastic 300-mil Shrink Small-Outline Packages (DL) and 380-mil	2Q4 [V _{CC} [17	32	2D4 V _{CC}
Fine-Pitch Ceramic Flat Packages (WD) Using 25-mil Center-to-Center Spacings	2Q5 [2Q6 [19	30 29	2D5 2D6
description	GND [2Q7 [22	27	GND 2D7
The 'ABT16373 is a 16-bit transparent D-type latch with 3-state outputs designed specifically for	2Q8 [2 0E [] 2D8] 2LE

The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components

The output enable (OE) does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16373 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16373 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16373 is characterized for operation from -40°C to 85°C.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated

Texas Instruments

Copyright © 1992, Texas Instruments Incorporated

highly

implementing buffer registers,

capacitive

low-impedance loads. It is particularly suitable for

bidirectional bus drivers, and working registers.

or


1/0

D3793, FEBRUARY 1991-REVISED OCTOBER 1992


FUNCTION TABLE (each latch)

	INPUTS	OUTPUT	
ŌĒ	LE	D	q
L	Н	Н	Н
L	н	L	L
L	L	X	Q ₀
н	X	X	z

logic symbol[†]



logic diagram (positive logic)



2DE 24
2LE 25
2D1 36 C1
1D 13 2Q1

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

D3793, FEBRUARY 1991-REVISED OCTOBER 1992

absolute maximum ratings over operating free-air temperature range (unless otherwis	e noted)†
Supply voltage range, V _{CC} –	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_0 \ldots V_0 \ldots V_0$	5 V to 5.5 V
Current into any output in the low state, Io: SN54ABT16373	96 mA
SN74ABT16373	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	50 mA
Maximum power dissipation at T _A = 55°C (in still air)	0.85 W
Storage temperature range	°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

			SN54AB	T16373	SN74ABT16373		110117
			MIN MAX MIN MAX 4.5	UNII			
Vcc	Supply voltage		4.5	5. 5	4.5	5.5	V
V _{IH}	High-level input voltage		2	180	2		V
VIL	Low-level input voltage			₹ 0.8		0.8	٧
V _I	Input voltage		0,4	Vcc	0	Vcc	V
Іон	High-level output current		- Ç	-24		~32	mA
loL	Low-level output current		, S	48		64	mA
Δτ/Δν	Input transition rise or fall rate	Outputs enabled	J.Q.	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

D3793, FEBRUARY 1991-REVISED OCTOBER 1992

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEGT CONDITIONS		T _A = 25°C			SN54ABT16373		SN74ABT16373		UNIT	
PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA				-1.2		-1.2		-1.2	٧
	V _{CC} = 4.5 V, I _{OH} = -3 mA			2.5			2.5		2.5		
	V _{CC} = 5 V, I _{OH} = -3 mA			3			3		3		l _v
VOH	V _{CC} = 4.5 V,	I _{OH} = -24 m		2			2				ľ
	V _{CC} = 4.5 V,	I _{OH} = - 32 m	ıA	2‡					2		
	V _{CC} = 4.5 V,	I _{OL} = 48 mA				0.55		0.55			V
V _{QL}	V _{CC} = 4.5 V _i I _{OL} = 64 mA					0.55‡				0.55	l
l _l	V _{CC} = 5.5 V,	V _I = V _{CC} or 0	3ND			±1		<u></u>		±1	μА
l _{ozh}	V _{CC} = 5.5 V,	V _O = 2.7 V				50		₹50		50	μА
loż _L	V _{CC} = 5.5 V,	V _O = 0.5 V				-50		√/-50		-50	μА
1 _{OFF}	V _{CC} = 0 V,	V _I or V _O ≤ 4.	5 V			±100	Α,	ξ.		±100	μA
ICEX	V _{CC} = 5.5 V,	V _O = 5.5 V	Outputs high			50	Ç	50		50	μА
108	V _{CC} = 5.5 V,	V _O = 2.5 V		-50	-100	-180	- 500 AP	180	-50	-180	mA
-		·	Outputs high			2	Q.	2		2	
Icc	V _{CC} = 5.5 V,	$I_{O} = 0$,	Outputs low		*	85	'	85		85	mA
	V _I = V _{CC} or GND		Outputs disabled			2		2		2	1
Δl _{CC} ¶	V _{CC} = 5.5 V, One i Other inputs at V _C					1.5		1.5		1.5	mA
Ci	V _i = 2.5 V or 0.5 V	V _i = 2.5 V or 0.5 V			3.5						pF
Co	V _O = 2.5 V or 0.5 \	√			9.5		Î				pF

[†] All typical values are at V_{CC} = 5 V.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = 5 V, T _A = 25°C	SN54ABT16373	SN74ABT16373	
		MIN MAX	MIN & MAX	MIN MAX	UNIT
t _w	Pulse duration, LE high	3.3	3.5 4	3.3	ns
t _{eu}	Setup time, data before LE↓	1.5	\$ ₹\$\$\$	1.5	ns
t _h	Hold time, data after LE↓	1	T Q	1	ns

3-36

^{*} On products compliant to MIL-STD-883, Class B, this parameter does not apply.

¹⁸ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


¹ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54ABT16373, SN74ABT16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS D3793, FEBRUARY 1991-REVISED OCTOBER 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (INPUT) (OUTPUT)			V _{CC} = 5 V, T _A = 25°C			SN54ABT16373		SN74ABT16373	
	((001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tpLH	D	Q	1.9	4.1	5.3	1.9	.6 .5	1.9	6.3	
t _{PHL}	ا ت		2.3	4.3	5.4	2.3	₹6.5	2.3	6.2	ns
t _{PLH}	LE	a	2.1	4.5	5.7	2.1	4 7	2.1	6.7	
tpHL			2.6	4.5	5.6	2.6,4	6.3	2.6	6.1	ns
tpzH	ŌE	0	1.5	3.9	5	1,6	6.4	1.5	6.1	ns
t _{PZL}	OE	1 4	1.8	3.8	4.9	.03	5.8	1.8	5.6	113
t _{PHZ}	ŌĒ	a	2.4	6.5	8.8	₹2.4	10.8	2.4	10.3	ns
tPLZ	"	1 4	2.3	5.3	7.6	2.3	8.7	2.3	8.1	115

PARAMETER MEASUREMENT INFORMATION



NOTES: A. Ct includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms