SCDS072A - JULY 1998 - REVISED MAY 2000

 25-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels 		DGG, DGV, OR DL PACKAGE (TOP VIEW)			
 TTL-Compatible Input Levels 		\bigcup_{48}	10E		
 Package Options Include Plastic Shrink 					
Small-Outline (DL), Thin Shrink	1A2 [] 3]1B1		
Small-Outline (DGG), and Thin Very	1A3 4		1B2		
Small-Outline (DGV) Packages	1A4 5		11B3		
de contratte a	1A5 🛛 6	43	 1B4		
description	1A6 🛛 7	42	1B5		
The SN74CBTR16210 provides 20 bits of	GND 🛛 8	41	GND		
high-speed TTL-compatible bus switching. The	1A7 🛛 9	40]1B6		
low on-state resistance of the switch allows	1A8 🛛 10) 39]1B7		
connections to be made with minimal propagation	1A9 🛛 11]1B8		
delay.	1A10 🛛 12	2 37]1B9		
The device is organized as a dual 10-bit bus	2A1 🛛 13		1B10		
switch with separate output-enable (OE) inputs. It	2A2 🛛 14		2B1		
can be used as two 10-bit bus switches or as one	V _{CC} [] 15		2B2		
20-bit bus switch. When \overline{OE} is low, the associated	2A3 🛛 16		2B3		
10-bit bus switch is on, and port A is connected to	GND [] 17		GND		
port B. When \overline{OE} is high, the switch is open, and	2A4 🛛 18		2B4		
a high-impedance state exists between the ports.	2A5 🛛 19		2B5		
	2A6 🛛 20		286		
The device has equivalent 25- Ω series resistors to	2A7 21		2B7		
reduce signal-reflection noise. This eliminates the	2A8 4 22		2B8		
need for external terminating resistors.	2A9 4 23	3 26	289		
The SN74CBTR16210 is characterized for	2A10 L 24	25	2B10		

The SN74CBTR16210 is characterized for operation from -40°C to 85°C.

NC – No internal connection

FUNCTION TABLE (each 10-bit bus switch)

INPUT OE	FUNCTION		
L	A port = B port		
н	Disconnect		



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 2000, Texas Instruments Incorporated

SCDS072A - JULY 1998 - REVISED MAY 2000

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Continuous channel current		128 mA
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 2)): DGG package	70°C/W
	DGV package	58°C/W
	DL package	63°C/W
Storage temperature range, T _{stg}		65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
Τ _Α	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCDS072A - JULY 1998 - REVISED MAY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	түр†	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lj = -18 mA				-1.2	V
η		$V_{CC} = 0 V,$	V _I = 5.5 V				10	μΑ
		V _{CC} = 5.5 V,	$V_I = 5.5 V \text{ or GND}$				±1	
ICC		V _{CC} = 5.5 V,	I _O = 0,	$V_I = V_{CC}$ or GND			3	μA
∆lCC‡	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			2.5	mA
Ci	Control inputs	$V_{I} = 3 V \text{ or } 0$						pF
C _{io(OFF)}		V _O = 3 V or 0,	$\overline{OE} = V_{CC}$					pF
r _{on} §		$V_{\rm CC} = 4.5 V$ $V_{\rm I} = 0$		I _I = 64 mA				
				I _I = 30 mA				Ω
			V _I = 2.4 V,	lj = 15 mA				

[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

[‡]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
t _{pd} ¶	A or B	B or A		ns
t _{en}	OE	A or B		ns
^t dis	OE	A or B		ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SCDS072A - JULY 1998 - REVISED MAY 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. tpLz and tpHz are the same as tdis.

F. t_{PZL} and t_{PZH} are the same as t_{en} .

G. tpLH and tpHL are the same as t_{pd} .





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated