

SN54ALS10A, SN54AS10, SN74ALS10A, SN74AS10 TRIPLE 3-INPUT POSITIVE-NAND GATES

SDAS002B – MARCH 1984 – REVISED DECEMBER 1994

- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These devices contain three independent 3-input positive-NAND gates. They perform the Boolean functions $Y = \bar{A} \bullet \bar{B} \bullet \bar{C}$ or $Y = \bar{A} + \bar{B} + \bar{C}$ in positive logic.

The SN54ALS10A and SN54AS10 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS10A and SN74AS10 are characterized for operation from 0°C to 70°C .

FUNCTION TABLE
(each gate)

INPUTS			OUTPUT
A	B	C	Y
H	H	H	L
L	X	X	H
X	L	X	H
X	X	L	H


logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

SN54ALS10A, SN54AS10 . . . J PACKAGE
SN74ALS10A, SN74AS10 . . . D OR N PACKAGE
(TOP VIEW)




SN54ALS10A, SN54AS10 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

logic diagram (positive logic)



SN54ALS10A, SN54AS10, SN74ALS10A, SN74AS10 TRIPLE 3-INPUT POSITIVE-NAND GATES

SDAS002B – MARCH 1984 – REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Operating free-air temperature range, T _A :	SN54ALS10A	-55°C to 125°C
	SN74ALS10A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS10A			SN74ALS10A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage		0.8 [‡]			0.8		V
			0.7 [§]					
I _{OH}	High-level output current			-0.4			-0.4	mA
I _{OL}	Low-level output current			4			8	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

[‡] Applies over temperature range -55°C to 70°C

[§] Applies over temperature range 70°C to 125°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS10A			SN74ALS10A			UNIT
		MIN	TYP [¶]	MAX	MIN	TYP [¶]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.5			-1.5	V
V _{OH}	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA	V _{CC} - 2			V _{CC} - 2			V
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 4 mA	0.25	0.4	0.25	0.4		V
		I _{OL} = 8 mA			0.35	0.5		
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V			-0.1			-0.1	mA
I _O [#]	V _{CC} = 5.5 V, V _O = 2.25 V	-20	-112	-30	-112			mA
I _{CCH}	V _{CC} = 5.5 V, V _I = 0	0.32	0.6	0.32	0.6			mA
I _{CCL}	V _{CC} = 5.5 V, V _I = 4.5 V	1.2	2.2	1.2	2.2			mA

[¶] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[#] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SN54ALS10A, SN54AS10, SN74ALS10A, SN74AS10 TRIPLE 3-INPUT POSITIVE-NAND GATES

SDAS002B – MARCH 1984 – REVISED DECEMBER 1994

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX†	UNIT	
			SN54ALS10A		
			MIN	MAX	
t _{PLH}	A, B, or C	Y	2	12	ns
t _{PHL}			2	10	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54AS10			SN74AS10			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage		2			2		V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{OH}	High-level output current			-2			-2	mA
I _{OL}	Low-level output current			20			20	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54AS10			SN74AS10			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IK}	$V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $I_{OH} = -2 \text{ mA}$	$V_{CC} - 2$			$V_{CC} - 2$			V
V_{OL}	$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 20 \text{ mA}$		0.35	0.5		0.35	0.5	V
I_I	$V_{CC} = 5.5 \text{ V}$, $V_I = 7 \text{ V}$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$			20			20	μA
I_{IL}	$V_{CC} = 5.5 \text{ V}$, $V_I = 0.4 \text{ V}$			-0.5			-0.5	mA
I_O^{\uparrow}	$V_{CC} = 5.5 \text{ V}$, $V_O = 2.25 \text{ V}$	-30	-112		-30	-112		mA
I_{CCH}	$V_{CC} = 5.5 \text{ V}$, $V_I = 0$		1.5	2.4		1.5	2.4	mA
I_{CCL}	$V_{CC} = 5.5 \text{ V}$, $V_I = 4.5 \text{ V}$		8.1	13		8.1	13	mA

§ All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

[¶] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{SC} .

SN54ALS10A, SN54AS10, SN74ALS10A, SN74AS10 TRIPLE 3-INPUT POSITIVE-NAND GATES

SDAS002B – MARCH 1984 – REVISED DECEMBER 1994

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5\text{ V to }5.5\text{ V}$, $C_L = 50\text{ pF}$, $R_L = 500\Omega$, $T_A = \text{MIN to MAX}^\dagger$				UNIT	
			SN54AS10		SN74AS10			
			MIN	MAX	MIN	MAX		
t_{PLH}	A, B, or C	Y	1	5	1	4.5	ns	
			1	5	1	4.5		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - All input pulses have the following characteristics: $PRR \leq 1 \text{ MHz}$, $t_r = t_f = 2 \text{ ns}$, duty cycle = 50%.
 - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

SN74ALS10A, Triple 3-Input Positive-NAND Gates

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54ALS10A	SN74ALS10A
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-0.4/8
No. of Gates	3	3
Static Current		1.4
tpd max (ns)		11

FEATURES

[Back to Top](#)

- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

DESCRIPTION

[Back to Top](#)

These devices contain three independent 3-input positive-NAND gates. They perform the Boolean functions $Y = \overline{A \cdot B \cdot C}$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

The SN54ALS10A and SN54AS10 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS10A and SN74AS10 are characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

[Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

[Back to Top](#)

Full datasheet in Acrobat PDF: [sn74als10a.pdf](#) (95 KB, Rev.B) (Updated: 12/01/1994)

APPLICATION NOTES

[Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Advanced Schottky \(ALS and AS\) Logic Families \(SDAA010 - Updated: 08/01/1995\)](#)
 - [Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs \(Rev. A\) \(SCBA012A - Updated: 08/01/1997\)](#)
 - [Designing With Logic \(Rev. C\) \(SDYA009C - Updated: 06/01/1997\)](#)
 - [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits \(SZZA026 - Updated: 06/20/2001\)](#)
 - [Input and Output Characteristics of Digital Integrated Circuits \(SDYA010 - Updated: 10/01/1996\)](#)
 - [Live Insertion \(SDYA012 - Updated: 10/01/1996\)](#)

RELATED DOCUMENTS

 [Back to Top](#)

[View Related Documentation for Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
 - [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
 - [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

PRICING/AVAILABILITY/PKG

DEVICE INFORMATION

<u>ORDERABLE DEVICE</u>	<u>STATUS</u>	<u>PACKAGE TYPE PINS</u>	<u>TEMP (°C)</u>	<u>PRODUCT CONTENT</u>	<u>BUDGETARY PRICING QTY SUS</u>	<u>STD PACK QTY</u>
SN74ALS10AD	ACTIVE	SOP (D) 14	0 TO 70	View Contents	1KU 0.24	50
SN74ALS10ADR	ACTIVE	SOP (D) 14	0 TO 70	View Contents	1KU 0.27	2500
SN74ALS10AN	ACTIVE	PDIP (N) 14	0 TO 70	View Contents	1KU 0.22	25
SN74ALS10ANSR	ACTIVE	SOP (NS) 14		View Contents	1KU 0.22	2000

 [Back to Top](#)

**TI INVENTORY STATUS
AS OF 3:00 PM GMT, 26 Sep 2002**

<u>IN STOCK</u>	<u>IN PROGRESS</u> QTY DATE	<u>LEAD TIME</u>
<u>N/A*</u>	2950 19 Sep	5 WKS
	8690 07 Oct	
	>10k 14 Oct	
	>10k 21 Oct	
2500	47 25 Sep	5 WKS
	8645 04 Oct	
	>10k 11 Oct	
	>10k 18 Oct	
6975	1225 19 Sep	5 WKS
	4026 23 Sep	
	>10k 07 Oct	
	>10k 25 Nov	
	>10k 09 Dec	
<u>N/A*</u>	732 23 Sep	5 WKS
	8647 04 Oct	

**REPORTED DISTRIBUTOR INVENTORY
AS OF 3:00 PM GMT, 26 Sep 2002**

DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE
Avnet AMERICA	> 1k	BUY NOW
Avnet AMERICA	> 1k	BUY NOW
Avnet AMERICA	> 1k	BUY NOW

								>10k 11 Oct			
--	--	--	--	--	--	--	--	---------------	--	--	--

Table Data Updated on: 9/26/2002

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)



PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

SN74AS10, Triple 3-Input Positive-NAND Gates

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54AS10	SN74AS10
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-2/20
No. of Gates	3	3
Static Current		7.7
tpd max (ns)		4.5

FEATURES

[Back to Top](#)

- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

DESCRIPTION

[Back to Top](#)

These devices contain three independent 3-input positive-NAND gates. They perform the Boolean functions $Y = \overline{A \cdot B \cdot C}$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

The SN54ALS10A and SN54AS10 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS10A and SN74AS10 are characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

[Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

[Back to Top](#)

Full datasheet in Acrobat PDF: [sn74as10.pdf](#) (95 KB, Rev.B) (Updated: 12/01/1994)

APPLICATION NOTES

[Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Advanced Schottky \(ALS and AS\) Logic Families](#) (SDAA010 - Updated: 08/01/1995)
 - [Advanced Schottky Load Management](#) (SDYA016 - Updated: 02/01/1997)
 - [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
 - [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
 - [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
 - [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)

RELATED DOCUMENTS

 [Back to Top](#)

[View Related Documentation for Digital Logic](#)

- [Logic Reference Guide \(SCYB004, 1032 KB - Updated: 10/23/2001\)](#)
 - [Logic Selection Guide Second Half 2002 \(Rev. R\) \(SDYU001R, 4274 KB - Updated: 07/19/2002\)](#)
 - [Military Semiconductors Selection Guide 2002 \(Rev. B\) \(SGYC003B, 1648 KB - Updated: 04/22/2002\)](#)

PRICING/AVAILABILITY/PKG

DEVICE INFORMATION

<u>ORDERABLE DEVICE</u>	<u>STATUS</u>	<u>PACKAGE TYPE PINS</u>	<u>TEMP (°C)</u>	<u>PRODUCT CONTENT</u>	<u>BUDGETARY PRICING QTY SUS</u>	<u>STD PACK QTY</u>
SN74AS10D	ACTIVE	SOP (D) 14	0 TO 70	View Contents	1KU 0.42	50
SN74AS10DR	ACTIVE	SOP (D) 14	0 TO 70	View Contents	1KU 0.45	2500
SN74AS10N	ACTIVE	PDIP (N) 14	0 TO 70	View Contents	1KU 0.42	25
SN74AS10N3	OBSOLETE	PDIP (N) 14	0 TO 70	View Contents	1KU	
SN74AS10NSR	ACTIVE	SOP (NS) 14		View Contents	1KU 0.42	2000

 [Back to Top](#)

**TI INVENTORY STATUS
AS OF 3:00 PM GMT, 26 Sep 2002**

<u>IN STOCK</u>	<u>IN PROGRESS</u> QTY DATE	<u>LEAD TIME</u>
<u>N/A*</u>	>10k 07 Oct	5 WKS
	>10k 14 Oct	
	>10k 21 Oct	
<u>N/A*</u>	586 25 Sep	5 WKS
	>10k 03 Oct	
	>10k 10 Oct	
	>10k 17 Oct	
<u>N/A*</u>	275 24 Sep	5 WKS
	10 25 Sep	
	475 27 Sep	
	965 30 Sep	
	>10k 03 Oct	
<u>N/A*</u>		Not Available
<u>N/A*</u>	>10k 07 Oct	5 WKS
	>10k 14 Oct	

**REPORTED DISTRIBUTOR INVENTORY
AS OF 3:00 PM GMT, 26 Sep 2002**

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



TEXAS INSTRUMENTS

© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.
[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)