


**SPEED/PACKAGE AVAILABILITY**

54 F,W	74 B,F
54H F,W	74H B,F
54LS F,W	74LS B,F

**DESCRIPTION**

This monolithic dual J-K flip-flop features individual J, K, clock, and asynchronous preset and clear inputs to each flip-flop. The preset or clear inputs, when low, set or reset the outputs regardless of the levels at the other inputs. When preset and clear inputs are inactive (high), a high level at the clock input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the function table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

**PIN CONFIGURATION**




**FUNCTION TABLE (Each Flip Flop)**

54/74,54/74H							
INPUTS				OUTPUTS			
PRESET	CLEAR	CLOCK	J	K	Q	Q̄	
L	H	X	X	X	H	L	
H	L	X	X	X	L	H	
L	L	X	X	X	H*	H*	
H	H	↓	L	L	Q <sub>0</sub>	Q̄ <sub>0</sub>	
H	H	↓	H	L	H	L	
H	H	↓	L	H	L	H	
H	H	↓	H	H	TOGGLE		

54/74LS							
INPUTS				OUTPUTS			
PRESET	CLEAR	CLOCK	J	K	Q	Q̄	
L	H	X	X	X	H	L	
H	L	X	X	X	L	H	
L	L	X	X	X	H*	H*	
H	H	↓	L	L	Q <sub>0</sub>	Q̄ <sub>0</sub>	
H	H	↓	H	L	H	L	
H	H	↓	L	H	L	H	
H	H	↓	H	H	TOGGLE		
H	H	H	X	X	Q <sub>0</sub>	Q̄ <sub>0</sub>	

H = high level (steady state)  
 L = low level (steady state)  
 X = irrelevant  
 ↓ = transition from high to low level  
 Q<sub>0</sub> = the level of Q before the indicated steady-state input conditions were established.  
 TOGGLE: Each output changes to the complement of its previous level on each ↓ clock transition.  
 \*This configuration is nonstable, that is, it will not persist when preset and clear inputs return to their inactive (high) level.

**FUNCTIONAL BLOCK DIAGRAM**



**SWITCHING CHARACTERISTICS V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C**

TEST CONDITIONS			54/74			54/74H			54/74LS			UNIT
			C <sub>L</sub> = 15pF R <sub>L</sub> = 400Ω			C <sub>L</sub> = 25pF R <sub>L</sub> = 280Ω			C <sub>L</sub> = 15pF R <sub>L</sub> = 2kΩ			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>Clock</sub>	Clock frequency		15	20		25	30		30	45		MHz
t <sub>w(Clock)</sub>	Width of clock pulse								20			ns
	Clock high		20			12						
	Clock low		47			28						
t <sub>w(Preset)</sub>	Width of preset pulse		25			16			25			ns
t <sub>w(Clear)</sub>	Width of clear pulse		25			16			25			ns
t <sub>Setup</sub>	Input setup time		0↑			0↑			20↓			ns
t <sub>Hold</sub>	Input hold time		0↓			0↓			0↓			ns
Propagation delay time												
t <sub>PLH</sub>	Low-to-high	Clear, Preset		16	25		6	13		11	20	ns
t <sub>PHL</sub>	High-to-low			25	40		12	24		15	30	
t <sub>PLH</sub>	Low-to-high	Clock	10	16	25	16	21		11	20		
t <sub>PHL</sub>	High-to-low		10	25	40	22	27		15	30		

Load circuit and typical waveforms are shown at the front of section.