SPEED/PACKAGE AVAILABILITY

54	F,W	74	B,F		
54H	F,W	74H	B,F		
54LS	F.W	74LS	B.F		

DESCRIPTION

This monolithic dual J-K flip-flop features individual J, K, clock, and asynchronous preset and clear inputs to each flip-flop. The preset or clear inputs, when low, set or reset the outputs regardless of the levels at the other inputs. When preset and clear inputs are inactive (high), a high level at the clock input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the function table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

FUNCTION TABLE (Each Flip Flop)

54/74,54/74H									
INPUTS						OUTPUTS			
PRESET	CLEAR	CLOCK	J	ĸ	œ	ē			
L	н	Х	Х	X	н	L			
н	L	Х	Χ	X	L	н			
L	L	Х	Х	Х	н*	H*			
Н	н	_~_	L	L	Q ₀	\overline{Q}_0			
н	н	_~_	Н	L	н	L			
н	Н		L	Н	L	н			
Н	Н		Н	Н	TOGGLE				

54/74LS										
	OUTPUTS									
PRESET	CLEAR	CLOCK	J	K	Q	ē				
L	н	х	Х	Х	Н	L				
н	L	Х	Х	X	L	Н				
L	L	X	Х	Х	н*	H*				
Н	Н	ļ	L	L	Q ₀	\overline{Q}_0				
H	н	ļ	Н	L	H	L				
H	Н	ļ	L	Н	L	н				
Н	н	1	Н	Н	TOGGLE					
Н	Н	Н	Х	Х	Q ₀	Q_0				


- H = high level (steady state)
- = low level (steady state)
- X = irrelevant
- transition from high to low level
- Q the level of Q before the indicated steady-state input conditions were established.
- TÖGGLE: Each output changes to the complement of its previous level on each ↓ clock transition.
- *This configuration is nonstable, that is, it will not persist when preset and clear inputs return to their inactive (high) level.

SWITCHING CHARACTERISTICS V_{CC} = 5V, T_A = 25°C

					54/74			54/74H	1		54/74L	8	
TEST CONDITIONS			C _L =15pF R _L =400Ω		C _L =25pF R _L =280Ω		C _L =15pF R _L =2kΩ						
PARAMETER		FROM INPUT	TO OUTPUT	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MiN	ТҮР	MAX	UNIT
^f Clock ^t w(Clock)	Clock frequency Width of clock pulse Clock high Clock low			15 20 47	20		25 12 28	30		30 20	45		MHz ns
t _w (Preset)	Width of preset pulse			25			16			25			ns
^t w(Clear)	Width of clear pulse			25			16			25			ns
[†] Setup [†] Hold Propagation	Input setup time Input hold time n delay time			0↑ 0↓		i	0ţ			20↓ 0↓			ns ns
tPLH	Low-to-high	Clear, Preset			16	25		6	13		11	20	ns
t _{PHL}	High-to-low				25	40		12	24		15	30	
tPLH tPHL	Low-to-high High-to-low	Clock		10 10	16 25	25 40		16 22	21 27		11 15	20 30	

Load circuit and typical waveforms are shown at the front of section.

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM

