SCAS286H – JANUARY 1993 – REVISED JUNE 1998

- *EPIC*TM (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)

description


The SN54LVC32A quadruple 2-input positive-OR gate is designed for 2.7-V to 3.6-V V_{CC} operation and the SN74LVC32A quadruple 2-input positive-OR gate is designed for 1.65-V to 3.6-V V_{CC} operation.

The 'LVC32A devices perform the Boolean function Y = A + B or $Y = \overline{\overline{A} \bullet \overline{B}}$ in positive logic.

SN54LVC32A ... J OR W PACKAGE SN74LVC32A ... D, DB, OR PW PACKAGE (TOP VIEW)

		VIL VV)	
1A [1B [1Y [2A [2B [2Y [GND [2 3 4 5	12 11 10] V _{CC}] 4B] 4A] 4Y] 3B] 3A] 3Y

SN54LVC32A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC32A is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVC32A is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each gate)								
INPUTS OUTPUT								
Α	В	Y						
Н	Х	Н						
Х	Н	н						
L	L	L						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCAS286H - JANUARY 1993 - REVISED JUNE 1998

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, PW, and W packages.

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Notes 1 and 2)		0.5 V to 6.5 V V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Output clamp current, I _{OK} (V _O < 0)		–50 mA
Continuous output current, IO		±50 mA
Continuous current through V _{CC} or GND		±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	: D package	127°C/W
	DB package	158°C/W
	PW package	170°C/W
Storage temperature range, T _{stg}		5°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The value of V_{CC} is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCAS286H - JANUARY 1993 - REVISED JUNE 1998

			SN54	LVC32A	SN74L	VC32A	UNIT
			MIN	MAX	MIN	MAX	
Vee	Supply veltoge	Operating	2	3.6	1.65	3.6	v
VCC	Supply voltage	Data retention only	1.5		1.5		v
		V _{CC} = 1.65 V to 1.95 V			$0.65 \times V_{CC}$		
VIH	High-level input voltage V _{CC} = 2.3 V to 2.7 V				1.7		V
		V _{CC} = 2.7 V to 3.6 V	2		2		
		V _{CC} = 1.65 V to 1.95 V				$0.35 \times V_{CC}$	
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V				0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8		0.8	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	Vcc	0	VCC	V
		V _{CC} = 1.65 V				-4	
1	Lick lovel entruit entruct	V _{CC} = 2.3 V				-8	mA
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12		-12	
		$V_{CC} = 3 V$		-24		-24	
		V _{CC} = 1.65 V				4	
1		V _{CC} = 2.3 V				8	mA
IOL	Low-level output current	$V_{CC} = 2.7 V$		12		12	
		$V_{CC} = 3 V$		24		24	
$\Delta t / \Delta v$	Input transition rise or fall rate		0	7	0	7	ns/\
TA	Operating free-air temperature		-55	125	-40	85	°C

recommended operating conditions (see Note 4)

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS286H - JANUARY 1993 - REVISED JUNE 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN5	4LVC32A	1	SN74	4LVC32A			
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
	100.04	1.65 V to 3.6 V				V _{CC} -0.2				
	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2							
	$I_{OH} = -4 \text{ mA}$	1.65 V				1.2				
VOH	I _{OH} = -8 mA	2.3 V				1.7			V	
	lou - 12 mA	2.7 V	2.2			2.2				
	I _{OH} = -12 mA	3 V	2.4			2.4				
	I _{OH} = -24 mA	3 V	2.2			2.2				
	I _{OL} = 100 μA	1.65 V to 3.6 V						0.2		
	ΙΟΓ = 100 μΑ	2.7 V to 3.6 V			0.2					
Voi	I _{OL} = 4 mA	1.65 V						0.45	V	
VOL	I _{OL} = 8 mA	2.3 V						0.7	v	
	I _{OL} = 12 mA	2.7 V			0.4			0.4		
	I _{OL} = 24 mA	3 V			0.55			0.55		
lj	$V_{I} = 5.5 V \text{ or GND}$	3.6 V			±5			±5	μΑ	
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			10			10	μA	
ΔICC	One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND	2.7 V to 3.6 V			500			500	μΑ	
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		5			5		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	2.7 V	= V _{CC} ± 0.3	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	
^t pd	A or B	Y		4.4	1	3.8	ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			SN74LVC32A								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} = ± 0.1		V _{CC} =	2.7 V	= ۷ _{CC} ± 0.:	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	Y	1	8.7	1	5.4		4.4	1.5	3.8	ns
^t sk(o) [‡]										1	ns


[‡] Skew between any two outputs of the same package switching in the same direction

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	TYP	
Cpd	Power dissipation capacitance per gate	f = 10 MHz	7.5	10.6	12.5	pF



SCAS286H – JANUARY 1993 – REVISED JUNE 1998




- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCAS286H - JANUARY 1993 - REVISED JUNE 1998




- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR≤10 MHz, Z_O = 50 Ω, t_f≤2 ns. t_f≤2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - D. The outputs are measured one at a time with one transition
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} . F. t_{PZI} and t_{PZH} are the same as t_{en} .
 - $P_{\rm e}$ $P_{\rm e}$ and $P_{\rm e}$ are the same as $t_{\rm en}$.
 - G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCAS286H - JANUARY 1993 - REVISED JUNE 1998



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

1 of 3

🖓 Texas Instruments	THE WORLD	D LEADER I	N DSP AN	D ANALOG
Products 💽	Development	t Tools 📃	Applica	ations 💌
Search GO	■ Advanced Search ■ Tech Support	🗆 TI Home 🗆 Comments	🗆 TI&ME 🗆 Site Map	🖬 Employment 🖿 TI Global

PRODUCT FOLDER | PRODUCT INFO: <u>FEATURES</u> | <u>DESCRIPTION</u> | <u>DATASHEETS</u> | <u>PRICING/AVAILABILITY</u> | <u>APPLICATION NOTES</u> | <u>RELATED DOCUMENTS</u>

PRODUCT SUPPORT: TRAINING

SN54LVC32A, QUADRUPLE 2-INPUT POSITIVE-OR GATES

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54LVC32A
Voltage Nodes (V)	3.3, 2.7, 2.5, 1.8
Vcc range (V)	2.0 to 3.6
Output Level	LVTTL
Output Drive (mA)	-24/24
No. of Gates	4
Static Current	0.01
tpd(max) (ns)	3.8

FEATURES

Back to Top

- *EPIC*TM (Enhanced Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25 °C
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)

EPIC is a trademark of Texas Instruments Incorporated.

DESCRIPTION

Back to Top

The SN54LVC32A quadruple 2-input positive-OR gate is designed for 2.7-V to 3.6-V V_{CC} operation and the SN74LVC32A quadruple 2-input positive-OR gate is designed for 1.65-V to

3.6-V V_{CC} operation.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC32A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVC32A is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

To view the following documents, Acrobat Reader 3.x is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

Full datasheet in Acrobat PDF: scas286h.pdf (111 KB) (Updated: 06/16/1998) Full datasheet in Zipped PostScript: <u>scas286h.psz</u> (118 KB)

APPLICATION NOTES

View Application Reports for Digital Logic

- Bus-Interface Devices With Output-Damping Resistors Or Reduced Drive Outputs (SCBA012A - Updated: 08/01/1997)
- CMOS Power Consumption and CPD Calculation (SCAA035B Updated: 06/01/1997)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- LVC Characterization Information (SCBA011 Updated: 12/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Low-Voltage Logic (LVC) Designer's Guide (SCBA010 Updated: 09/01/1996)
- Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices (SCEA005 Updated: 12/01/1997)
- Understanding Advanced Bus-Interface Products Design Guide (SCAA029, 253 KB -Updated: 05/01/1996)

RELATED DOCUMENTS

- Documentation Rules (SAP) And Ordering Information (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

PRICING/AVAILABILITY						<u>Back to Top</u>			
ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP</u> <u>(°C)</u>	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY=1000+	<u>PACK</u> <u>QTY</u>	DSCC NUMBER	PRICING/AVAILABILITY	

▲Back to Top

Back to Top

Back to Top

Back to Top

2 of 3

SNJ54LVC32AFK	<u>FK</u>	20	-55 TO 125	ACTIVE	8.22	165	5962- 9761801Q2A	Check stock or order
SNJ54LVC32AJ	Ţ	14	-55 TO 125	ACTIVE	2.93	1	5962- 9761801QCA	Check stock or order
SNJ54LVC32AW	W	14	-55 TO 125	ACTIVE	8.22	1	5962- 9761801QDA	Check stock or order

Table Data Updated on: 11/21/2000

3 of 3

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks</u> | <u>Privacy Policy</u> | <u>Important Notice</u>