

Latch/flip-flop**74ALS563A/74ALS564A**

74ALS563A Octal transparent latch, inverting (3-State)
74ALS564A Octal D flip-flop, inverting (3-State)

FEATURES

- 74ALS563A is broadside pinout and inverting version of 74ALS373
- 74ALS564A is broadside pinout and inverting version of 74ALS374
- Inputs and outputs on opposite side of package allow easy interface to microprocessors
- Useful as an input or output port for microprocessors
- 3-State outputs for bus interfacing
- Common output enable
- 74ALS573A and 74ALS574A are non-inverting version of 74ALS563B and 74ALS564A respectively

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74ALS563A	6.0ns	12mA
74ALS564A	6.0ns	15mA

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	DRAWING NUMBER
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	
20-pin plastic DIP	74ALS563AN, 74ALS564AN	SOT146-1
20-pin plastic SOL	74ALS563AD, 74ALS564AD	SOT163-1

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74ALS (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 ~ D7	Data inputs	1.0/2.0	20µA/0.2mA
E (74ALS563A)	Enable input	1.0/1.0	20µA/0.1mA
OE	Output enable input (active-Low)	1.0/1.0	20µA/0.1mA
CP (74ALS564A)	Clock pulse input (active rising edge)	1.0/2.0	20µA/0.2mA
Q0 ~ Q7	Data outputs	130/240	2.6mA/24mA

NOTE: One (1.0) ALS unit load is defined as: 20µA in the High state and 0.1mA in the Low state.


Latch/flip-flop

74ALS563A/74ALS564A


PIN CONFIGURATION – 74ALS563A




PIN CONFIGURATION – 74ALS564A




LOGIC SYMBOL – 74ALS563A




LOGIC SYMBOL – 74ALS564A



IEC/IEEE SYMBOL – 74ALS563A




IEC/IEEE SYMBOL – 74ALS564A



Latch/flip-flop

74ALS563A/74ALS564A

LOGIC DIAGRAM – 74ALS563A



FUNCTION TABLE – 74ALS563A

OE	E	D _n	OUTPUTS REGISTER	INTERNAL		OPERATING MODE
				Q ₀ – Q ₇	Q ₀ – Q ₇	
L	H	L	L	H	H	Enable and read register
L	H	H	H	L	L	
L	↓	I	L	H	H	Latch and read register
L	↓	h	H	L	L	
L	L	X	NC	NC	NC	Hold
H	L	X	NC	Z	Z	Disable outputs
H	H	D _n	D _n	Z	Z	

H = High voltage level

h = High state must be present one setup time before the High-to-Low enable transition

L = Low voltage level

I = Low state must be present one setup time before the High-to-Low enable transition

NC = No change

X = Don't care


Z = High impedance "off" state

↓ = High-to-Low enable transition

Latch/flip-flop

74ALS563A/74ALS564A

LOGIC DIAGRAM – 74ALS564A



SC00117

FUNCTION TABLE – 74ALS564A

OE	CP	D _n	OUTPUTS REGISTER	INTERNAL		OPERATING MODE
				Q ₀ – Q ₇	Q ₀ – Q ₇	
L	↑	I	L	H	H	Load and read register
L	↑	h	H	L	L	
L	‡	X	NC	NC	NC	Hold
H	‡	X	NC	Z	Z	Disable outputs
H	↑	D _n	D _n	Z	Z	

H = High voltage level

h = High state must be present one setup time before the Low-to-High clock transition

L = Low voltage level

I = Low state must be present one setup time before the Low-to-High clock transition

NC = No change

X = Don't care

Z = High impedance "off" state

↑ = Low-to-High clock transition

‡ = Not Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to V _{CC}	V
I _{OUT}	Current applied to output in Low output state	48	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

Latch/flip-flop

74ALS563A/74ALS564A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-2.6	mA
I_{OL}	Low-level output current			24	mA
T_{amb}	Operating free-air temperature range	0		+70	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹		LIMITS			UNIT
		MIN	TYP ²	MAX			
V_{OH}	High-level output voltage	$V_{CC} = \pm 10\%$, $V_{IL} = MAX$, $V_{IH} = MIN$	$I_{OH} = -0.4mA$	$V_{CC} = 2$			V
			$I_{OH} = MAX$	2.4	3.2		V
V_{OL}	Low-level output voltage	$V_{CC} = MIN$, $V_{IL} = MAX$, $V_{IH} = MIN$	$I_{OL} = 12mA$		0.25	0.40	V
			$I_{OL} = 24mA$		0.35	0.50	V
V_{IK}	Input clamp voltage	$V_{CC} = MIN$, $I_I = I_{IK}$			-0.73	-1.5	V
I_I	Input current at maximum input voltage	$V_{CC} = MAX$, $V_I = 7.0V$				0.1	mA
I_{IH}	High-level input current	$V_{CC} = MAX$, $V_I = 2.7V$				20	μA
I_{IL}	Low-level input current	74ALS563A	$V_{CC} = MAX$, $V_I = 0.4V$			-0.1	mA
		74ALS564A				-0.2	mA
I_{OZH}	Off-state output current, High-level voltage applied	$V_{CC} = MAX$, $V_O = 2.7V$				20	μA
I_{OZL}	Off-state output current, Low-level voltage applied	$V_{CC} = MAX$, $V_O = 0.4V$				-20	μA
I_O	Output current ³	$V_{CC} = MAX$, $V_O = 2.25V$		-30		-112	mA
I_{CC}	Supply current (total)	I_{CCH}	$V_{CC} = MAX$		7	12	mA
		I_{CCL}			13	21	mA
		I_{CCZ}			15	24	mA
		I_{CCH}	$V_{CC} = MAX$		11	18	mA
		I_{CCL}			17	27	mA
		I_{CCZ}			18	28	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^\circ C$.
- The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

Latch/flip-flop

74ALS563A/74ALS564A

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS		UNIT	
			$T_{amb} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$			
			MIN	MAX		
t_{PLH} t_{PHL}	Propagation delay Dn to Qn	74ALS563A	Waveform 3	2.0 3.0	10.0 10.0	ns
	Propagation delay E to Qn		Waveform 2	4.0 4.0	13.0 13.0	ns
	Output enable time to High or Low level		Waveform 6 Waveform 7	1.0 3.0	9.0 11.0	ns
	Output disable time from High or Low level	74ALS564A	Waveform 6 Waveform 7	1.0 2.0	9.0 11.0	ns
	Maximum clock frequency		Waveform 1	45		MHz
	Propagation delay CP to Qn		Waveform 1	3.0 4.0	12.0 12.0	ns
	Output enable time to High or Low level		Waveform 6 Waveform 7	1.0 3.0	9.0 11.0	ns
	Output disable time from High or Low level		Waveform 6 Waveform 7	1.0 2.0	9.0 11.0	ns

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS		UNIT	
			$T_{amb} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$			
			MIN	MAX		
$t_{su(H)}$ $t_{su(L)}$	Setup time, High or Low Dn to E	74ALS563A	Waveform 4	6.0 6.0	ns	
	Hold time, High or Low Dn to E		Waveform 4	6.0 6.0	ns	
	E Pulse width, High		Waveform 1	10.0	ns	
$t_{su(H)}$ $t_{su(L)}$	Setup time, High or Low Dn to CP	74ALS564A	Waveform 5	6.0 6.0	ns	
	Hold time, High or Low Dn to CP		Waveform 5	1.0 1.0	ns	
	CP Pulse width, High or Low		Waveform 5	7.0 11.0	ns	








Latch/flip-flop

74ALS563A/74ALS564A

AC WAVEFORMS

For all waveforms, $V_M = 1.3V$.

The shaded areas indicate when the input is permitted to change for predictable output performance.



Latch/flip-flop

74ALS563A/74ALS564A

TEST CIRCUIT AND WAVEFORMS

