
- Full Decoding of Input Logic
- All Outputs Are High for Invalid BCD Conditions
- Also for Applications as 3-Line to 8-Line Decoders
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These monolithic decimal decoders consist of eight inverters and ten 4-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all inputs remain off for all invalid input conditions.

The SN54HC42 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC42 is characterized for operation from -40°C to 85°C.

SN54HC42...J OR W PACKAGE SN74HC42...D OR N PACKAGE (TOP VIEW)



SN54HC42...FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE


NO.		INP	UTS			OUTPUTS									
NO.	D	С	В	Α	0	1	2	3	4	5	6	7	8	9	
0	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	
1	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	
2	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	
3	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	
4	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	
5	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	
6	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	
7	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	
8	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	
9	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	
	Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
Invalid	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
IIIvalid	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the D, J, N, and W packages.



absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 2): D package	113°C/W
N package	78°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

			S	N54HC42	2	SI	N74HC42	2	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
ViH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			V
		$V_{CC} = 6 V$	4.2			4.2			
		V _{CC} = 2 V	0		0.5	0		0.5	
VIL	Low-level input voltage	V _{CC} = 4.5 V	0		1.35	0		1.35	V
		$V_{CC} = 6 V$	0		1.8	0		1.8	
٧ı	Input voltage		0		VCC	0		VCC	V
٧o	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V	0		1000	0		1000	
t _t	Input transition (rise and fall) time	$V_{CC} = 4.5 \text{ V}$	0		500	0		500	ns
		VCC = 6 V	0		400	0		400	
TA	Operating free-air temperature		-55		125	-40		85	°C



^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CO	ONDITIONS	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Т	A = 25°C	;	SN54I	HC42	SN74H	HC42	UNIT
PARAMETER	1251 00	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
			2 V		0.002	0.1		0.1		0.1	
	VI = VIH or VIL	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	
VOL			6 V		0.001	0.1		0.1		0.1	V
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8		160		80	μΑ
Ci			2 V to 6 V		3	10		10		10	pF


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T,	ղ = 25°C	;	SN54l	HC42	SN74l	HC42	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		65	150		225		190	
t _{pd}	A, B, C, or D	0–9	4.5 V		18	30		45		38	ns
			6 V		14	26		38		32	
			2 V		28	75		110		95	
t _t		Any	4.5 V		8	15		22		19	ns
			6 V		7	13		19		16	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	39	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 6 \ ns$, $t_f = 6 \ ns$.
- C. The outputs are measured one at a time with one input transition per measurement.
- D. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | SAMPLES

APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74HC42, 4-Line To 10-Line Decoders (1 of 10)

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54HC42	SN74HC42
Voltage Nodes (V)	6, 5, 2	6, 5, 2
Vcc range (V)	2.0 to 6.0	2.0 to 6.0
Input Level	CMOS	CMOS
Output Level	CMOS	CMOS
Output Drive (mA)		-4/4
Output	2S	2S
From	4	4
То	10	10

FEATURES

▲Back to Top

- Full Decoding of Input Logic
- All Outputs Are High for Invalid BCD Conditions
- · Also for Applications as 3-Line to 8-Line Decoders
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

DESCRIPTION

▲Back to Top

These monolithic decimal decoders consist of eight inverters and ten 4-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all inputs remain off for all invalid input conditions.

The SN54HC42 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC42 is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

▲Back to Top

Full datasheet in Acrobat PDF: sn74hc42.pdf (94 KB,Rev.B) (Updated: 05/01/1997)

APPLICATION NOTES

▲Back to Top

View Application Notes for Digital Logic

- CMOS Power Consumption and CPD Calculation (Rev. B) (SCAA035B Updated: 06/01/1997)
 - Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
 - Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
 - Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C Updated: 02/01/1998)

- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- SN54/74HCT CMOS Logic Family Applications and Restrictions (SCLA011 Updated: 05/01/1996)
- Selecting the Right Texas Instruments Signal Switch (SZZA030 Updated: 09/07/2001)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (SCLA008 Updated: 04/01/1996)

RELATED DOCUMENTS

▲Back to Top

View Related Documentation for Digital Logic

- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

SAMPLES	▲Back to Top											
ORDERABLE DEVICE	<u>PACKAGE</u> <u>INDUSTRY (TI)</u>		TEMP (°C)	<u>STATUS</u>	PRODUCT CONTENT	SAMPLES						
SN74HC42D	<u>SOP</u> (<u>D)</u>	16	-40 TO 85	ACTIVE	<u>View Product Content</u>	Request Samples						
SN74HC42DR	<u>SOP</u> (<u>D)</u>	16	-40 TO 85	ACTIVE	<u>View Product Content</u>	Request Samples						
SN74HC42N	<u>PDIP</u> (N)	16	-40 TO 85	ACTIVE	<u> View Product Content</u>	Request Samples						

PRICING/A DEVICE INFO	WAILABILITY RMATION	/PKG						OD INVENTORY STAT OO PM GMT, 26 S			D DISTRIBUTOR IN 3:00 PM GMT, 26 Se	
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
SN74HC42D	ACTIVE	SOP 16	-40 TO 85	View Contents	1KU 0.35	40	<u>N/A*</u>	1114 03 Oct	2 WKS			
								>10k 10 Oct				
SN74HC42DR	ACTIVE	SOP 16	-40 TO 85	View Contents	1KU 0.38	2500	<u>N/A*</u>	1553 23 Sep	2 WKS			
								1114 30 Sep				
								7500 03 Oct				
								>10k 07 Oct				
								>10k 25 Oct				
SN74HC42N	ACTIVE	<u>PDIP</u> 16	-40 TO 85	View Contents	1KU 0.35	25	<u>N/A*</u>	17 23 Sep	2 WKS	Avnet AMERICA	475	BUY NOW
								>10k 01 Oct				
								500 03 Oct				
								>10k 04 Oct				

SN74HC42NSR	ACTIVE	SOP 16	View Contents	1KU 0.35	2000	<u>N/A*</u>	332 23 Sep	2 WKS		
							>10k 04 Oct			

Table Data Updated on: 9/26/2002

Products	Applications	Support	TT&MI
Froducts	Applications	Support	TICKIVII

Products | Applications | Support | TI&ME

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

Trademarks | Privacy Policy | Terms of Use