SDAS199A - APRIL 1982 - REVISED DECEMBER 1994


- Fully Buffered to Offer Maximum Isolation From External Disturbance
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY (MHz)	TYPICAL POWER DISSIPATION PER FLIP-FLOP (mW)
'ALS112A	50	6


description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

SN54ALS112A . . . J PACKAGE SN74ALS112A . . . D OR N PACKAGE (TOP VIEW)



SN54ALS112A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54ALS112A is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS112A is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)

		OUTI	PUTS				
PRE	CLR	CLK	J	K	Q	Q	
L	Н	Х	Χ	Х	Н	L	
Н	L	X	Χ	X	L	Н	
L	L	X	Χ	X	H [†]	H [†]	
Н	Н	\downarrow	L	L	Q_0	\overline{Q}_0	
Н	Н	\downarrow	Н	L	Н	L	
Н	Н	\downarrow	L	Н	L	Н	
Н	Н	\downarrow	Н	Н	Toggle		
Н	Н	Н	Χ	Χ	Q_0	\overline{Q}_0	


[†] The output levels in this configuration may not meet the minimum levels for V_{OH}. Furthermore, this configuration is nonstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.



SN54ALS112A, SN74ALS112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET


SDAS199A – APRIL 1982 – REVISED DECEMBER 1994

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}		7 V
Input voltage, V _I		7 V
Operating free-air temperature range, T _A :	SN54ALS112A	-55°C to 125°C
	SN74ALS112A	0°C to 70°C
Storage temperature range		-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SN54ALS112A, SN74ALS112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SDAS199A - APRIL 1982 - REVISED DECEMBER 1994

recommended operating conditions

			SN:	54ALS11	2A	SN74ALS112A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vсс	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.7			0.8	V
IOH	High-level output current				-0.4			-0.4	mA
l _{OL}	Low-level output current				4			8	mA
fclock	Clock frequency		0		25	0		30	MHz
		PRE or CLR low	15			10			
t _W	Pulse duration	CLK high	20			16.5			ns
		CLK low	20			16.5			
	0	Data	25			22			ns
^t su	Setup time before CLK↓	PRE or CLR inactive	22			20			115
t _h	Hold time after CLK↓	Data	0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	RAMETER	TEST 64	SNS	SN54ALS112A			SN74ALS112A				
PA	RAMETER	IEST CO	ONDITIONS	MIN	TYP	MAX	MIN	MIN TYPT MAX			
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.5			-1.5	V	
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2			V	
V/01		V _{CC} = 4.5 V	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V	
VOL		VCC = 4.5 V	I _{OL} = 8 mA					0.35	0.5	V	
1.	J, K, or CLK	VCC = 5.5 V,	CC = 5.5 V, V _I = 7 V			0.1			0.1	mA	
1 ₁	PRE or CLR	vCC = 5.5 v,	V = I V			0.2			0.2	IIIA	
lu.	J, K, or CLK	Vac EEV	V. 27V		20				20	^	
IН	PRE or CLR	V _{CC} = 5.5 V,	$V_{I} = 2.7 \text{ V}$			40			40	μΑ	
I	J, K, or CLK	V 55V	V ₂ 0.4 V ₄			-0.2			-0.2	A	
IIL	PRE or CLR	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.4			-0.4	mA	
IO [‡]		V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA	
ICC		V _{CC} = 5.5 V,	See Note 1		2.5	4.5		2.5	4.5	mA	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, l_{OS}. NOTE 1: ICC is measured with J, K, CLK, and PRE grounded, then with J, K, CLK, and CLR grounded.

SN54ALS112A, SN74ALS112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET


SDAS199A - APRIL 1982 - REVISED DECEMBER 1994

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍ C _I R _I T _Z	UNIT			
			SN54AL	S112A	SN74AL		
			MIN	MAX	MIN	MAX	
f _{max}			25		30		MHz
^t PLH	PRE or CLR	PRE or CLR Q or Q		26	3	15	ns
t _{PHL}	PRE OF CLR	Q or Q	4	23	4	18	115
^t PLH	CLK	Q or Q	3	23	3	15	ns
^t PHL	OLK	QUIQ	5	24	5	19	113

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Home | Company Info | Employment | TI Global | Contact Us | Site Map

PRODUCTS ► APPLICATIONS ► SUPPORT ► TI&ME ►

Advanced Search

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74ALS112A, Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54ALS112A	SN74ALS112A
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-0.4/8
Output	2S	2S
No. of Bits	2	2
th (ns)		0
tpd max (ns)		19
tsu (ns)		22

FEATURES ▲Back to Top

- Fully Buffered to Offer Maximum Isolation From External Disturbance
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

Back to Top DESCRIPTION

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54ALS112A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS112A is characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

▲Back to Top

Full datasheet in Acrobat PDF: sn74als112a.pdf (96 KB,Rev.A) (Updated: 12/01/1994)

APPLICATION NOTES

▲Back to Top

View Application Notes for <u>Digital Logic</u>

- Advanced Schottky (ALS and AS) Logic Families (SDAA010 Updated: 08/01/1995)
- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A Updated: 08/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)

RELATED DOCUMENTS

▲Back to Top

View Related Documentation for <u>Digital Logic</u>

- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

PRICING/AVAILABILITY/PKG

DEVICE INFORMATION						TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002			REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002			
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE
SN74ALS112AD	ACTIVE	SOP 16	0 TO 70	View Contents	1KU 0.35	40	<u>N/A*</u>	400 19 Sep	5 WKS	Avnet AMERICA	>1k	BUY NOW
								469 03 Oct				
								>10k 10 Oct				
								>10k 17 Oct				
								>10k 24 Oct				
SN74ALS112ADR	ACTIVE	SOP 16	0 TO 70	View Contents	1KU 0.38	2500	<u>N/A*</u>	469 03 Oct	5 WKS			
								>10k 10 Oct				
								>10k 17 Oct				
								>10k 24 Oct				
								>10k 31 Oct				
SN74ALS112AN	ACTIVE	<u>PDIP</u> 16	0 TO 70	View Contents	1KU 0.35	25	<u>N/A*</u>	469 02 Oct	5 WKS	Avnet AMERICA	50	BUY NOW
								>10k 07 Oct				

								>10k 09 Oct			
								>10k 16 Oct			
SN74ALS112AN3	OBSOLETE	<u>PDIP</u> 16	0 TO 70	View Contents	1KU		<u>N/A*</u>		Not Available		
SN74ALS112ANSR	ACTIVE	SOP 16		View Contents	1KU 0.35	2000	<u>N/A*</u>	1641 23 Sep	5 WKS		
								2000 03 Oct			
								>10k 04 Oct			
								2314 11 Oct			
								>10k 18 Oct			

Table Data Updated on: 9/26/2002

Products | Applications | Support | TI&ME

Trademarks | Privacy Policy | Terms of Use