

# TC74AC08P/F/FN

## QUAD 2-INPUT AND GATE

The TC74AC08 is an advanced high speed CMOS 2-INPUT AND GATE fabricated with silicon gate and double-layer metal wiring C<sup>2</sup> MOS technology.


It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 2 stages including buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

### FEATURES:

- High Speed .....  $t_{pd}=3.4\text{ns}$  (typ.) at  $V_{CC}=5\text{V}$
- Low Power Dissipation .....  $I_{CC}=4\mu\text{A}$ (Max.) at  $T_a=25^\circ\text{C}$
- High Noise Immunity .....  $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Symmetrical Output Impedance ...  $|I_{OH}|=I_{OL}=24\text{mA}$ (Min.)  
Capability of driving  $50\Omega$  transmission lines.
- Balanced Propagation Delays .....  $t_{PLH}=t_{PHL}$
- Wide Operating Voltage Range ...  $V_{CC}(\text{opr})=2\text{V}\sim 5.5\text{V}$
- Pin and Function Compatible with 74F08




### PIN ASSIGNMENT



(TOP VIEW)

### IEC LOGIC SYMBOL



### TRUTH TABLE

A	B	Y
L	L	L
L	H	L
H	L	L
H	H	H

**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	$V_{CC}$	-0.5 ~ 6.0	V
DC Input Voltage	$V_{IN}$	-0.5 ~ $V_{CC}$ + 0.5	V
DC Output Voltage	$V_{OUT}$	-0.5 ~ $V_{CC}$ + 0.5	V
Input Diode Current	$I_{IK}$	$\pm 20$	mA
Output Diode Current	$I_{OK}$	$\pm 50$	mA
DC Output Current	$I_{OUT}$	$\pm 50$	mA
DC $V_{CC}$ /Ground Current	$I_{CC}$	$\pm 100$	mA
Power Dissipation	$P_D$	500(DIP)* / 180(SOP)	mW
Storage Temperature	$T_{STG}$	-65 ~ 150	°C
Lead Temperature 10sec	$T_L$	300	°C

\*500mW in the range of  $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$ . From  $T_a = 65^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  a derating factor of  $-10\text{mW}/^{\circ}\text{C}$  shall be applied until 300mW.

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	$V_{CC}$	2.0 ~ 5.5	V
Input Voltage	$V_{IN}$	0 ~ $V_{CC}$	V
Output Voltage	$V_{OUT}$	0 ~ $V_{CC}$	V
Operating Temperature	$T_{opr}$	-40 ~ 85	°C
Input Rise and Fall Time	$dt/dv$	0 ~ 100( $V_{CC} = 3.3 \pm 0.3\text{V}$ ) 0 ~ 20( $V_{CC} = 5 \pm 0.5\text{V}$ )	ns/v

**DC ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	$V_{IH}$		2.0	1.50	—	—	1.50	—	V
			3.0	2.10	—	—	2.10	—	
			5.5	3.85	—	—	3.85	—	
Low-Level Input Voltage	$V_{IL}$		2.0	—	—	—	0.50	—	V
			3.0	—	—	—	0.90	—	
			5.5	—	—	—	1.65	—	
High-Level Output Voltage	$V_{OH}$	$V_{IN}=V_{IL}$	$I_{OH}=-50\mu\text{A}$	2.0	1.9	2.0	—	1.9	V
			$I_{OH}=-4\text{mA}$	3.0	2.9	3.0	—	2.9	
			$I_{OH}=-24\text{mA}$	4.5	4.4	4.5	—	4.4	
			$I_{OH}=-75\text{mA}*$	5.5	—	—	—	—	
Low-Level Output Voltage	$V_{OL}$	$V_{IN}=V_{IL}$	$I_{OL}=50\mu\text{A}$	2.0	—	0.0	0.1	—	V
			$I_{OL}=12\text{mA}$	3.0	—	0.0	0.1	—	
			$I_{OL}=24\text{mA}$	4.5	—	0.0	0.1	—	
			$I_{OL}=75\text{mA}*$	5.5	—	—	—	—	
Input Leakage Current	$I_{IN}$	$V_{IN} = V_{CC}$ or GND	5.5	—	—	—	$\pm 0.1$	—	$\pm 1.0$
Quiescent Supply Current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND	5.5	—	—	—	4.0	—	40.0

\* This spec indicates the capability of driving  $50\Omega$  transmission lines.  
One output should be tested at a time for a 10ms maximum duration.

# TC74AC08P/F/FN

## AC ELECTRICAL CHARACTERISTICS ( $C_L = 50\text{pF}$ , $R_L = 500\Omega$ , Input $t_r = t_f = 3\text{ns}$ )

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$	Ta=25°C			Ta=-40 ~ 85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time	$t_{PDH}$		$3.3 \pm 0.3$	—	5.8	9.8	1.0	11.3	ns
	$t_{PDL}$		$5.0 \pm 0.5$	—	4.5	7.0	1.0	8.0	
Input Capacitance	$C_{IN}$			—	5	10	—	10	pF
Power Dissipation Capacitance	$C_{PD}(1)$			—	71	—	—	—	

Note(1)  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC\,avg} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4(\text{per Gate})$$