

Feb. 1985

## Features

- CMOS Low power.
- 3 to 18 volt operation.
- On-chip wave-shaping.
- High-speed (typ. 3 MHz) shift register.

## Applications

- Telephone displays.
- Instrumentation readouts.
- Microprocessor displays.
- Digital clock, counter.

## Description

The MD4332B is a CMOS 32-bit static shift register incorporating selectable true/complement outputs for each bit. This device is well suited to drive LCD readouts directly since the AC signals required for the display may be generated simply by applying a low frequency signal directly to the True-Complement input pin and to the backplane of the display. The device can drive four 7-segment displays or two 14-segment alphanumeric displays plus decimal points or two 16-segment alphanumeric displays directly.


### Pin Connections

̄T/C	1	40	VDD
DI	2	39	CLK
NC	3	38	RST
Q1	4	37	DO
Q2	5	36	Q32
Q3	6	35	Q31
Q4	7	34	Q30
Q5	8	33	Q29
Q6	9	32	Q28
Q7	10	31	Q27
Q8	11	30	Q26
Q9	12	29	Q25
Q10	13	28	Q24
Q11	14	27	Q23
Q12	15	26	Q22
Q13	16	25	Q21
Q14	17	24	Q20
Q15	18	23	Q19
Q16	19	22	Q18
VSS	20	21	Q17

### Ordering Information -40° to 85°C

MD4332BC 40 Pin Ceramic DIP  
 MD4332BE 40 Pin Plastic DIP

5



$V_{DD}$  = pin 40  
 $V_{SS}$  = pin 20

Figure 1. Logic Diagram

# MD4332B CMOS

**Absolute Maximum Ratings\*** - Voltages are with respect to ground ( $V_{SS}$ ) unless otherwise stated.

	Parameter	Symbol	Min	Max	Units
1	DC Supply Voltage	$V_{DD}$	-0.5	18	V
2	Input Voltage	$V_I$	-0.5	$V_{DD} + 0.5$	V
3	DC Current Drain per Pin	I		$\pm 10$	mA
4	Storage Temperature	$T_{STG}$	-65	+125	°C
5	Power Dissipation	Plastic		0.6	W
		Ceramic	$P_D$	1.0	W

\*Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

**Recommended Operating Conditions** - Voltages are with respect to ground ( $V_{SS}$ ) unless otherwise stated

	Characteristics	Sym	Min	Typ	Max	Units	Test Conditions
1	Supply Voltage	$V_{DD}$	3	5	18	V	
	Input Voltage	$V_I$	0		$V_{DD}$	V	
	Output Voltage	$V_O$	0		$V_{DD}$	V	
	Operating Temperature	$T_A$	-40	25	85	°C	

**DC Electrical Characteristics<sup>†</sup>** - Voltages are with respect to ground ( $V_{SS}$ ) unless otherwise stated

	Characteristics	Sym	Min	Typ	Max	Units	Test Conditions
1	Quiescent Device Current	$I_L$		0.5	50	$\mu A$	$V_{DD} = 5V$
		$I_L$		1	100	$\mu A$	$V_{DD} = 10V$
2	Input Current	$I_Z$		10		pA	
3	Noise Immunity (Any Input)	$V_{NL}$	1.5	2.25		V	$V_{DD} = 5V, V_{OUT} = 0.8V$
		$V_{NH}$	3	4.5		V	$V_{DD} = 10V, V_{OUT} = 1.0V$
4	Noise Immunity (Any Input)	$V_{NH}$	1.5	2.25		V	$V_{DD} = 5V, V_{OUT} = 4.2V$
		$V_{NH}$	3	4.5		V	$V_{DD} = 10V, V_{OUT} = 9.0V$
5	Output Low Voltage	$V_{OL}$		0	0.01	V	$V_{DD} = 5V$
		$V_{OL}$		0	0.01	V	$V_{DD} = 10V$
6	Output High Voltage	$V_{OH}$	4.99	5		V	$V_{DD} = 5V$
		$V_{OH}$	9.99	10		V	$V_{DD} = 10V$
7	Output Drive Current D <sub>OUT</sub> N-Channel	$I_{DN}$	0.8	1.7		mA	$V_{OUT} = 0.5V, V_{DD} = 5V$
		$I_{DN}$	1.0	3.0		mA	$V_{OUT} = 0.5V, V_{DD} = 10V$
8	Output Drive Current D <sub>OUT</sub> P-Channel	$I_{DP}$	0.35	-0.9		mA	$V_{OUT} = 4.5V, V_{DD} = 5V$
		$I_{DP}$	-0.8	-1.9		mA	$V_{OUT} = 9.5V, V_{DD} = 10V$
9	Output Drive Current Q <sub>OUT</sub> N-Channel P-Channel	$I_{DN}$	50	250		$\mu A$	$V_{OUT} = 0.5V, V_{DD} = 10V$
		$I_{DP}$	-50	-250		$\mu A$	$V_{OUT} = 0.5V, V_{DD} = 10V$

<sup>†</sup>  $T_A = 25^\circ C$

**AC Electrical Characteristics<sup>†</sup>** - Voltages are with respect to ground ( $V_{SS}$ ) unless otherwise stated

		Characteristics	Sym	Min	Typ	Max	Units	Test Conditions
1		Propagation Delay Time	$t_{PHL}$ $t_{PLH}$		300 300		ns ns	$V_{DD} = 10V$ $V_{DD} = 10V$
2		Transition Time	$t_{THL}$		70	130	ns	$V_{DD} = 10V$ , DO ( $C_L = 50pF$ )
			$t_{TLH}$		300		ns	$V_{DD} = 10V$ , Q1-Q32 ( $C_L = 15pF$ )
3		Maximum Clock Frequency	$f_{CL}$	1.0	3.0		MHz	$V_{DD} = 10V$
4		Minimum Clock Pulse Width	$t_{WL}$ $t_{WH}$		200 200		ns ns	$V_{DD} = 10V$ $V_{DD} = 10V$
5		Minimum Reset Pulse Width	$t_{WH(R)}$		200		ns	$V_{DD} = 10V$
6		Input Capacitance	$C_I$		5		pF	Any Input

<sup>†</sup>  $T_A = 25^\circ C$ ,  $C_L = 50 pF$ . Typical temperature coefficient for all values of  $V_{DD} = 0.3\%$  per  $^\circ C$ . All input rise and fall times = 20ns.

**Pin Description**

Pin #	Name	Description
1	$\bar{T}/C$	<b>True/Complement Input.</b> This is the control input to select the form of logic (True/complementary) used by the outputs (Q1-Q32).
2	DI	<b>Serial Data Input.</b> This is the serial data input of the internal shift register.
3	NC	<b>No Connection.</b>
4-19	Q1-Q16	<b>True/Complement Outputs.</b> These are the parallel outputs of the internal 32-bit shift register.
20	$V_{SS}$	<b>Ground 0V.</b>
21-36	Q17-Q32	<b>True/Complement Outputs.</b> These are the parallel outputs of the internal 32-bit shift register.
37	DO	<b>Serial Data Output.</b> This can be connected to the DI input of another MD4332B to form longer shift register.
38	RST	<b>Master Reset Input.</b> A logic high on this input resets the device.
39	CLK	<b>Clock Input.</b> The clock input is positive edge-triggered.
40	VDD	<b>Positive Power Supply . 3V-18V operation.</b>

## Functional Description

The MD4332B is a CMOS/LSI static shift register designed to drive all types of LCD readouts directly or as serial-to-parallel converter where both the true and complementary parallel outputs are available.

The circuit accepts a serial input DI which is shifted into the register on the positive transition of the clock (CLK) input. A feature of this circuit is that the clock input and the true/complement control ( $\bar{T}/C$ ) input have wave-shaping circuits to ensure fast edges on-chip regardless of the shape of the incoming signals.

The 4332B has asynchronous reset (RST) inputs which are active logic-level HIGH.

The parallel outputs of the shift register are available in either true or complementary form dependent on the state of the true-complement control input. When input is logic-level LOW, the true form is available at all parallel outputs and when the input goes HIGH, the parallel outputs immediately revert to the complementary form of the data stored in the register. This action is independent of the clock input condition. A serial data (DO) output is provided for applications using longer shift registers, etc. This output is the true form of the last stage of the register.

## Application

