



Integrated Device Technology Inc.

HIGH-SPEED CMOS OCTAL BUFFER/LINE DRIVER

IDT54AHCT240


FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 7ns typical data to output delay
- $I_{OL} = 14\text{mA}$ over full military temperature range
- CMOS power levels ($5\mu\text{W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ($5\mu\text{A}$ max.)
- Octal buffer/line driver with 3-state output
- JEDEC standard pinout for DIP and LCC
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT54AHCT240 is an octal buffer/line driver built using advanced CEMOS™, a dual metal CMOS technology. The device is designed to be employed as a memory and address driver, clock driver and bus-oriented transmitter/receiver which provides improved board density.

PIN CONFIGURATIONS




DIP/CERPACK TOP VIEW



LCC TOP VIEW

FUNCTIONAL BLOCK DIAGRAM



10

CEMOS is a trademark of Integrated Device Technology, Inc.

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	RATING	VALUE	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-65 to +135	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	0.5	W
I _{OUT}	DC Output Current	120	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

NOTE:

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

T_A = -55°C to +125°C

V_{CC} = 5.0V ± 10%

V_{LC} = 0.2V

V_{HC} = V_{CC} - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT
V _{IH}	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max., V _{IN} = V _{CC}	—	—	5	μA
I _{IL}	Input LOW Current	V _{CC} = Max., V _{IN} = GND	—	—	-5	μA
I _{OZ}	Off State (High Impedance) Output Current	V _{CC} = Max.				
		V _O = V _{CC}	—	—	10	μA
		V _O = GND	—	—	-10	
I _{SC}	Short Circuit Current	V _{CC} = Max. ⁽³⁾	-60	-100	—	mA
V _O H	Output HIGH Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OH} = -32μA	V _{HC}	V _{CC}	—	V
		V _{CC} = Min.	V _{HC}	V _{CC}	—	
		V _{IN} = V _{IH} or V _{IL}	2.4	4.3	—	
		V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OL} = 300μA	—	GND	V _{LC}	V
V _O L	Output LOW Voltage	V _{CC} = Min.	—	GND	V _{LC}	
		V _{IN} = V _{IH} or V _{IL}	—	—	0.4	

NOTES:

1. For conditions shown as max. or min. use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

$V_{LC} = 0.2V; V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN.	TYP. ⁽²⁾	MAX.	UNIT
I_{CCQ}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}; V_{IN} \leq V_{LC}$ $f_i = 0$		–	0.001	1.5	mA
I_{CCT}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		–	0.5	2.0	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁵⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE}_A = \overline{OE}_B = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	–	0.15	0.25	mA/ MHz
I_{CC}	Total Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 1.0\text{MHz}$ 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = \text{GND}$ One Bit Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (AHCT)	–	0.15	1.8	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	–	0.4	2.8	
		$V_{CC} = \text{Max.}$ Outputs Open $f_i = 250\text{kHz}$ 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = \text{GND}$ Eight Bits Toggling	$V_{IN} \geq V_{HC}^{(6)}$ $V_{IN} \leq V_{LC}$ (AHCT)	–	0.3	2.0	
			$V_{IN} = 3.4V^{(6)}$ $V_{IN} = \text{GND}$	–	2.3	10.0	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V, +25^\circ\text{C}$ ambient and maximum loading.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- $I_{CC} = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_{CC} = I_{CCQ} + I_{CCT} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_I)$
 $I_{CCQ} = \text{Quiescent Current}$
 $I_{CCT} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current caused by an input Transition pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $f_i = \text{Input Frequency}$
 $N_I = \text{Number of inputs at } f_i$
 All currents are in milliamps and all frequencies are in megahertz.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

10

DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
$\overline{OE}_A, \overline{OE}_B$	3-State Output Enable Input (Active LOW)
Dxx	Inputs
$\overline{O}xx$	Outputs

TRUTH TABLE

INPUTS		OUTPUT
$\overline{OE}_A, \overline{OE}_B$	D	
L	L	H
L	H	L
H	X	Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
z = High Impedance

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION ⁽¹⁾	TYP.	MIN. ⁽²⁾	MAX.	UNIT
t_{PLH} t_{PHL}	Propagation Delay D_N to \overline{O}_N	$C_L = 50pF$ $R_L = 500\Omega$	7.0	1.5	12.0	ns
t_{ZH} t_{ZL}	Output Enable Time		15.0	1.5	20.0	ns
t_{HZ} t_{LZ}	Output Disable Time		10.0	1.5	18.0	ns

NOTES:

- See test circuit and waveform.
- Minimum limits are guaranteed but not tested on Propagation Delays.

ORDERING INFORMATION

