

# SN54LV125, SN74LV125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCES003B - NOVEMBER 1994 - REVISED APRIL 1996

- **EPICTM (Enhanced-Performance Implanted CMOS) 2- $\mu$  Process**
- **Typical  $V_{OLP}$  (Output Ground Bounce)**  
 $< 0.8$  V at  $V_{CC}$ ,  $T_A = 25^\circ\text{C}$
- **Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot)**  
 $> 2$  V at  $V_{CC}$ ,  $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**


## description

These quadruple bus buffer gates are designed for 2.7-V to 5.5-V  $V_{CC}$  operation.


The 'LV125 feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( $\overline{OE}$ ) input is high.

The SN54LV125 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LV125 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

**SN54LV125...J OR W PACKAGE  
SN74LV125...D, DB, OR PW PACKAGE  
(TOP VIEW)**



**SN54LV125...FK PACKAGE  
(TOP VIEW)**



NC – No internal connection

**FUNCTION TABLE  
(each buffer)**

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LV125, SN74LV125  
QUADRUPLE BUS BUFFER GATES  
WITH 3-STATE OUTPUTS**

SCES03B - NOVEMBER 1984 - REVISED APRIL 1996


**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, DB, J, PW, and W packages.

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 35$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 70$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package .....	1.25 W
DB or PW package .....	0.5 W
Operating free-air temperature range, $T_A$ .....	-40°C to 85°C
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



POST OFFICE BOX 653303 • DALLAS, TEXAS 75268

SN54LV125, SN74LV125  
**QUADRUPLE BUS BUFFER GATES**  
**WITH 3-STATE OUTPUTS**

SCES003B - NOVEMBER 1994 - REVISED APRIL 1996

**recommended operating conditions (see Note 4)**

		SN54LV125		SN74LV125		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2.7	5.5	2.7	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2	2		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	3.15	3.15		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	0.85	0.85	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	1.85	1.85	1.85	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	V <sub>CC</sub>	0	V <sub>CC</sub>	0	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V to 3.6 V	-8	-8		mA
		V <sub>CC</sub> = 4.5 V to 5.5 V	-16	-16		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V to 3.6 V	8	8	8	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V	16	16	16	
Δt/ΔV	Input transition rise or fall rate	0	100	0	100	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> <sup>†</sup>	SN54LV125			UNIT
			MIN	TYPT <sup>†</sup>	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	MIN to MAX <sup>‡</sup>	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2	V
	I <sub>OH</sub> = -8 mA	3 V	2.4		2.4	
	I <sub>OH</sub> = -16 mA	4.5 V	3.6		3.6	
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	MIN to MAX <sup>‡</sup>	0.2		0.2	V
	I <sub>OL</sub> = 8 mA	3 V	0.4		0.4	
	I <sub>OL</sub> = 16 mA	4.5 V	0.55		0.55	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V		±1	±1	μA
		5.5 V		±1	±1	
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V		±5	±5	μA
		5.5 V		±5	±5	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V		20	20	μA
		5.5 V		20	20	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> = 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V		500	500	μA
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		3.5	3.5	pF
		5 V		3.5	3.5	
C <sub>O</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		8	8	pF
		5 V		8	8	

<sup>†</sup>All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 65303 • DALLAS, TEXAS 75266

**SN54LV125, SN74LV125**  
**QUADRUPLE BUS BUFFER GATES**  
**WITH 3-STATE OUTPUTS**

SCE503B - NOVEMBER 1994 - REVISED APRIL 1996

**switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV125						UNIT	
			V <sub>CC</sub> = 5.5 V ± 0.5 V			V <sub>CC</sub> = 3.3 V ± 0.3 V				
			MIN	TYP†	MAX	MIN	TYP†	MAX		
$t_{pd}$	A	Y	7	18	23	9	19	23	ns	
$t_{en}$	$\overline{OE}$	Y	5	19	25	7	25	31	ns	
$t_{dis}$	$\overline{OE}$	Y	7	17	23	9	23	28	ns	

† All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

**switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV125						UNIT	
			V <sub>CC</sub> = 5.5 V ± 0.5 V			V <sub>CC</sub> = 3.3 V ± 0.3 V				
			MIN	TYP†	MAX	MIN	TYP†	MAX		
$t_{pd}$	A	Y	7	18	23	9	19	23	ns	
$t_{en}$	$\overline{OE}$	Y	5	19	25	7	25	31	ns	
$t_{dis}$	$\overline{OE}$	Y	7	17	23	9	23	28	ns	

† All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

**operating characteristics,  $T_A = 25^\circ\text{C}$**


PARAMETER			TEST CONDITIONS			$V_{CC}$	TYP	UNIT
$C_{pd}$ Power dissipation capacitance		Outputs enabled	$C_L = 50 \text{ pF}$ , $f = 10 \text{ MHz}$			3.3 V	45	pF
		Outputs disabled					5	
		Outputs enabled				5 V	48	pF
		Outputs disabled					5	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.







POST OFFICE BOX 656303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_z$
$t_{PHZ}/t_{PZH}$	GND

WAVEFORM CONDITION	$V_{CC} = 4.5 \text{ V}$ to $5.5 \text{ V}$	$V_{CC} = 2.7 \text{ V}$ to $3.6 \text{ V}$
$V_m$	$0.5 \times V_{CC}$	$1.5 \text{ V}$
$V_I$	$V_{CC}$	$2.7 \text{ V}$
$V_z$	$2 \times V_{CC}$	$6 \text{ V}$



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms