

54F/74F821


10-Bit D-Type Flip-Flop

Description


The 'F821 is a 10-bit D-type flip-flop with 3-state true outputs arranged in a broadside pinout. The 'F821 is functionally identical to the AM29821.

Ordering Code: See Section 5


Logic Symbol



Connection Diagrams



Pin Assignment for DIP and SOIC



Pin Assignment for LCC and PCC

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F(U.L.) HIGH/LOW
D ₀ -D ₉	Data Inputs	0.5/0.375
O ₀ -O ₉	Data Outputs	75/15 (12.5)
OE	Output Enable	0.5/0.375
CP	Clock Input	0.5/0.75

Functional Description

The 'F821 consists of ten D-type edge-triggered flip-flops. This device has 3-state true outputs for bus systems organized in a broadside pinning. The buffered Clock (CP) and buffered Output Enable (\overline{OE}) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH CP transition. With the \overline{OE} LOW the contents of the flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

The 'F821 is functionally and pin compatible with the AM29821.


4

Function Table

Inputs					Internal	Output	Function
\overline{OE}	CLR	EN	CP	D	Q	O	
H	X	L	↑	L	L	Z	High Z
H	X	L	↑	H	H	Z	High Z
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	Clear
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	Hold
H	H	L	↑	L	L	Z	Load
H	H	L	↑	H	H	Z	Load
L	H	L	↑	L	L	L	Load
L	H	L	↑	H	H	H	Load

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance
 ↑ = LOW-to-HIGH Transition
 NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F			Units	Conditions
		Min	Typ	Max		
I_{CC}	Power Supply Current		75	110	mA	$V_{CC} = \text{Max}$

AC Characteristics: See Section 3 for waveforms and load configurations

Symbol	Parameter	54F/74F		54F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Mil}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max	Min		
f_{max}	Maximum Clock Frequency	100						MHz	3-1
t_{PLH} t_{PHL}	Propagation Delay CP to O_n		7.5					ns	3-1 3-7
t_{PZH} t_{PZL}	Output Enable Time \overline{OE} to O_n		11.5					ns	3-1 3-12 3-13
t_{PHZ} t_{PLZ}	Output Disable Time \overline{OE} to O_n		7.0						

AC Operating Requirements: See Section 3 for waveforms

Symbol	Parameter	54F/74F	54F	74F	Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$	$T_A, V_{CC} =$ Mil	$T_A, V_{CC} =$ Com		
		Min Typ Max	Min Max	Min Max		
$t_s(H)$ $t_s(L)$	Setup Time, HIGH or LOW D_n to CP	2.0 2.0			ns	3-5
$t_h(H)$ $t_h(L)$	Hold Time, HIGH or LOW D_n to CP	2.0 2.0				
$t_w(H)$ $t_w(L)$	CP Pulse Width HIGH or LOW	5.0 5.0			ns	3-7