

Quad Two-Input NAND Buffer (Open Collector)

Military Logic Products

Product Specification

FUNCTION TABLE

INPUTS		OUTPUTS
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

H = High voltage level
L = Low voltage level
X = Don't care

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
Ceramic DIP	54F38/BCA
Ceramic Flat Pack	54F38/BDA
Ceramic LLCC	54F38/B2A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A, B	Inputs	1.0/2.0	20 μ A/1.2mA
Y	Outputs	OC*/80	OC*/48mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 μ A in the High State and 0.6mA in the Low state.
*OC = Open Collector


ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage range	-0.5 to +7.0	V
V _I	Input voltage range	-0.5 to +7.0	V
I _I	Input current range	-30 to +5	mA
V _O	Voltage applied to output in High output state range	-0.5 to +V _{CC}	V
I _O	Current applied to output in Low output state	128	mA
T _{STG}	Storage temperature range	-65 to +150	°C

PIN CONFIGURATION



LOGIC SYMBOL



Buffer

54F38

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_H	High-level input voltage	2.0			V
V_L	Low-level input voltage			0.8	V
I_K	Input clamp current			-18	mA
V_{OH}	High-level output voltage			4.5	V
I_{OL}	Low-level output current			20	mA
T_A	Operating free-air temperature range	-55		+125	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT	
			Min	Typ ²	Max		
I_{OH}	High-level output current	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{IH} = \text{Min}, V_{OH} = \text{Max}$			250	μA	
V_{OL}	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{IH} = \text{Min}, I_{OL} = 48\text{mA}$	0.35		0.50	V	
V_{IK}	Input clamp voltage	$V_{CC} = \text{Min}, I_I = I_{IK}$	-0.73		-1.2	V	
I_{IH2}	Input current at others maximum input voltage	$V_{CC} = \text{Max}, V_I = 7.0\text{V}$			100	μA	
I_{IH1}	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$		5	20	μA	
I_{IL}	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.5\text{V}$	-0.6		-1.2	mA	
I_{CC}	Supply current (total)	$V_{CC} = \text{Max}$	$V_I = \text{GND}$		4	7	mA
				$V_I \geq 4.0\text{V}$		22	30

AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS				UNIT	
			$T_A = +25^\circ\text{C}, V_{CC} = +5.0\text{V}$		$T_A = -55^\circ\text{C to } +125^\circ\text{C}$			
			Min	Type	Max	Max		
t_{PLH} t_{PHL}	Propagation delay A, B to \bar{Y}	Waveform 1	7.5 1.5	10 3.0	12.5 5.0	7.0 1.0	14.5 6.0	ns ns


NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under the recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
- When using open collector parts, the value of the pull-up resistor greatly affects the value of the TPLH. For example, changing the specified pull-up resistor value from 500Ω to 100Ω will improve the TPLH up to 50% with only a slight increase in the TPHL. However, if the value of the pull-up resistor is changed, the user must make certain that the total IOL current through the resistor, plus the total IIL's of the receivers does not exceed the IOL maximum specification.

Buffer

54F38

AC WAVEFORM



TEST CIRCUIT AND WAVEFORM

