

Quad Two-Input NAND Buffer (Open Collector)

Military Logic Products

Product Specification

### FUNCTION TABLE

INPUTS		OUTPUTS
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

H = High voltage level  
L = Low voltage level  
X = Don't care

### ORDERING INFORMATION

DESCRIPTION	ORDER CODE
Ceramic DIP	54F38/BCA
Ceramic Flat Pack	54F38/BDA
Ceramic LLCC	54F38/B2A

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A, B	Inputs	1.0/2.0	20 $\mu$ A/1.2mA
Y	Outputs	OC*/80	OC*/48mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 $\mu$ A in the High State and 0.6mA in the Low state.  
\*OC = Open Collector


**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage range	-0.5 to +7.0	V
V <sub>I</sub>	Input voltage range	-0.5 to +7.0	V
I <sub>I</sub>	Input current range	-30 to +5	mA
V <sub>O</sub>	Voltage applied to output in High output state range	-0.5 to +V <sub>CC</sub>	V
I <sub>O</sub>	Current applied to output in Low output state	128	mA
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C

### PIN CONFIGURATION



### LOGIC SYMBOL



## Buffer

54F38

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>H</sub>	High-level input voltage	2.0			V
V <sub>L</sub>	Low-level input voltage			0.8	V
I <sub>K</sub>	Input clamp current			-18	mA
V <sub>OH</sub>	High-level output voltage			4.5	V
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>A</sub>	Operating free-air temperature range	-55		+125	°C

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT	
			Min	Typ <sup>2</sup>	Max		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = Min, V <sub>IL</sub> = Max, V <sub>IH</sub> = Min, V <sub>OH</sub> = Max			250	μA	
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = Min, V <sub>IL</sub> = Max, V <sub>IH</sub> = Min, I <sub>OL</sub> = 48mA	0.35		0.50	V	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = I <sub>IK</sub>	-0.73		-1.2	V	
I <sub>IH2</sub>	Input current at others maximum input voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 7.0V			100	μA	
I <sub>IH1</sub>	High-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V		5	20	μA	
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.5V	-0.6		-1.2	mA	
I <sub>CC</sub>	Supply current (total)	I <sub>CCH</sub>	V <sub>CC</sub> = Max	V <sub>I</sub> = GND	4	7	mA
					I <sub>CCL</sub>	V <sub>I</sub> ≥ 4.0V	22

## AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS				UNIT	
			T <sub>A</sub> = +25°C, V <sub>CC</sub> = +5.0V		T <sub>A</sub> = -55°C to +125°C			
			Min	Type	Max	Max		
I <sub>PLH</sub> I <sub>PHL</sub>	Propagation delay A, B to Y	Waveform 1	C <sub>L</sub> = 50pF		V <sub>CC</sub> = +5.0V ± 10%		ns	
			R <sub>L</sub> = 500Ω		C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			
			7.5	10	12.5	7.0	14.5	ns
			1.5	3.0	5.0	1.0	6.0	


## NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under the recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- When using open collector parts, the value of the pull-up resistor greatly affects the value of the TPLH. For example, changing the specified pull-up resistor value from 500Ω to 100Ω will improve the TPLH up to 50% with only a slight increase in the TPHL. However, if the value of the pull-up resistor is changed, the user must make certain that the total IOL current through the resistor, plus the total IIL's of the receivers does not exceed the IOL maximum specification.


# Buffer

54F38

## AC WAVEFORM




## TEST CIRCUIT AND WAVEFORM



**Test Circuit for Open Collector Outputs**

**DEFINITIONS:**

- $R_L$  = Load Resistor; see AC Characteristics for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.
- $V_X$  = Unclocked pins must be held at:  $\leq 0.8V$ ;  $\geq 2.7V$  or open per Function Table.



$V_M = 1.5V$

**Input Pulse Definition**

INPUT PULSE CHARACTERISTICS				
Family	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
54F	1MHz	500ns	$\leq 2.5ns$	$\leq 2.5ns$