



## 54F/74F827 • 54F/74F828 10-Bit Buffers/Line Drivers

### General Description


The 'F827 and 'F828 10-bit bus buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR output enables for maximum control flexibility.

The 'F827 and 'F828 are functionally- and pin-compatible to AMD's Am29827 and Am29828. The 'F828 is an inverting version of the 'F827.

**Ordering Code:** See Section 5


### Connection Diagrams

Pin Assignment for  
DIP, Flatpak and SOIC  
'F827




TL/F/9598-1

Pin Assignment  
for LCC and PCC  
'F827




TL/F/9598-2

'F828



TL/F/9598-8


'F828



TL/F/9598-9


## Logic Symbols

IEEE/IEC  
'F827




TL/F/9598-6

IEEE/IEC  
'F828




TL/F/9598-7

'F827



TL/F/9598-3

'F828



TL/F/9598-10

**Unit Loading/Fan Out:** See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$\bar{OE}_1, \bar{OE}_2$	Output Enable Input	1.0/1.0	20 $\mu A$ / -0.6 mA
$D_0-D_7$	Data Inputs	1.0/1.0	20 $\mu A$ / -0.6 mA
$O_0-O_7$	Data Outputs, TRI-STATE	600/106.6 (80)	-12 mA/64 mA (48 mA)

**Functional Description**

The 'F827 and 'F828 are line drivers designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density. The devices have TRI-STATE outputs controlled by the Output Enable ( $\bar{OE}$ ) pins. The outputs can sink 64 mA (48 mA mil) and source 15 mA. Input clamp diodes limit high-speed termination effects.

**Function Table**


$\bar{OE}$	$D_n$	Inputs		Outputs		Function	
				$O_n$			
		'F827	'F828	'F827	'F828		
L	H	H	L	L	H	Transparent	
L	L	L	Z	Z	Z	Transparent	
H	X	Z	Z	Z	Z	High Z	

H = HIGH Voltage level

L = LOW Voltage Level


Z = High Impedance

X = Immaterial

**Logic Diagrams**


TL/F/9598-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



TL/F/9598-11

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	-0.5V to V <sub>CC</sub>
Standard Output TRI-STATE Output	-0.5V to +5.5V

Current Applied to Output in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
--	--------------------------------------

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

## DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage		-1.2		V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub>	2.4		V	Min	I <sub>OH</sub> = -3 mA
	54F 10% V <sub>CC</sub>	2.0					I <sub>OH</sub> = -12 mA
	74F 10% V <sub>CC</sub>	2.4					I <sub>OH</sub> = -3 mA
	74F 10% V <sub>CC</sub>	2.0					I <sub>OH</sub> = -12 mA
	74F 5% V <sub>CC</sub>	2.7					I <sub>OH</sub> = -3 mA
	74F 5% V <sub>CC</sub>	2.0					I <sub>OH</sub> = -15 mA
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub>	0.55		V	Min	I <sub>OL</sub> = 48 mA
	74F 10% V <sub>CC</sub>	0.55					I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH Current		20	μA	Max	V <sub>IN</sub> = 2.7V	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test		100	μA	Max	V <sub>IN</sub> = 7.0V	
I <sub>IL</sub>	Input LOW Current		-0.6	mA	Max	V <sub>IN</sub> = 0.5V	
I <sub>OZH</sub>	Output Leakage Current		50	μA	Max	V <sub>OUT</sub> = 2.7V	
I <sub>OZL</sub>	Output Leakage Current		-50	μA	Max	V <sub>OUT</sub> = 0.5V	
I <sub>OS</sub>	Output Short-Circuit Current	-100	-225	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>CEx</sub>	Output HIGH Leakage Current		240	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>	
I <sub>IZZ</sub>	Bus Drainage Test		500	μA	0.0V	V <sub>OUT</sub> = V <sub>CC</sub>	
I <sub>CCH</sub>	Power Supply Current ('F827)	30	45	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current ('F827)	60	90	mA	Max	V <sub>O</sub> = LOW	
I <sub>CCZ</sub>	Power Supply Current ('F827)	40	60	mA	Max	V <sub>O</sub> = HIGH Z	
I <sub>CCH</sub>	Power Supply Current ('F828)	14	20	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current ('F828)	56	85	mA	Max	V <sub>O</sub> = LOW	
I <sub>CCZ</sub>	Power Supply Current ('F828)	35	50	mA	Max	V <sub>O</sub> = HIGH Z	

**AC Electrical Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig No		
		$T_A = +25^\circ\text{C}$			$T_A, V_{CC} = \text{MII}$		$T_A, V_{CC} = \text{Com}$					
		Min	Typ	Max	Min	Max	Min	Max				
$t_{PLH}$	Propagation Delay Data to Output ('F827)	1.0 1.5	3.0 3.3	5.5 5.5	1.0 1.5	7.5 7.0	1.0 1.5	6.5 6.0	ns	2-3		
$t_{PHL}$	Propagation Delay Data to Output ('F828)	1.0 1.0	3.0 2.0	5.0 4.0	1.0 1.0	6.5 5.0	1.0 1.0	5.5 4.0	ns	2-3		
$t_{PZH}$	Output Enable Time $\bar{OE}$ to $O_n$	3.0 3.5	5.7 6.8	9.0 11.5	2.5 3.0	10.0 12.5	2.5 3.0	9.5 12.0	ns	2-5		
$t_{PHZ}$	Output Disable Time $OE$ to $O_n$	1.5 1.0	3.3 3.5	8.0 8.0	1.5 1.0	9.0 9.0	1.5 1.0	8.5 8.5	ns	2-5		
$t_{PLZ}$												