DM54107 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs


General Description

This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the neas-

tive transition of the clock, the data from the master is transferred to the slave. The logic states of the J and K inputs must not be allowed to change while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the clear input will reset the output regardless of the logic states of the other inputs.

TL/F/6536-1

Connection Diagram



Order Number DM54107J See NS Package Number J14A

Function Table

Inputs				Outputs		
CLR	CLK	J	K	Q	Q	
L	х	х	X	L	Н	
н		L	L	Qo	$\overline{\mathbf{Q}}_{0}$	
н	7.	н	L	H	L	
н	1	L	Н	L	Н	
н	7.	н	н	Toggle		

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

 [¬] Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

 $[\]mathbf{Q}_0 =$ The output logic level of Q before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each complete positive clock pulse.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

DM54 -55°C to +125°C
Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Units		
	raidinet	Min	Nom	Max	Onits	
Vcc	Supply Voltage		4.5	5	5.5	٧
VIH	High Level Input Voltage		2			٧
V _{IL}	Low Level Input Voltage				0.8	٧
Юн	High Level Output Current				-0.4	mA
loL	Low Level Output Current				16	mA
fCLK	Clock Frequency (Note 5)		0	20	15	MHz
t _W	Pulse Width (Note 5)	Clock High	20			
		Clock Low	47			ns
		Clear Low	25			
tsu	Input Setup Time (Notes 1	& 5)	0↑			ns
t _H	Input Hold Time (Notes 1 &	i 5)	01			ns
TA	Free Air Operating Temper	ature	-55		125	•€

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I =	−12 mA			-1.5	V
V _{OH}	High Level Output Voltage	V_{CC} = Min, I_{OH} = Max V_{IL} = Max, V_{IH} = Min		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧
ارا	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I _{IH} High Level Input Current	V _{CC} = Max V _I = 2.4V	J, K			40		
		Clock			80	μА	
		Clear			80		
I _{IL} Low Level Input Current	V _{CC} = Max	J, K			-1.6		
	Current	$V_i = 0.4V$	Clock			-3.2	mA.
	Clear	Clear			-3.2	<u> </u>	
los	Short Circuit Output Current	V _{CC} = Max (Note 3)		-20		-55	mA
lcc	Supply Current	V _{CC} = Max, (No	ote 4)		18	34	mA

Note 1: The symbols (↑, ↓) indicate the edge of the clock pulse is used for reference: (↑) for rising edge, (↓) for falling edge.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time.

Note 4: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement the clock input is grounded.

Note 5: $T_A = 25$ °C and $V_{CC} = 5V$.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$egin{aligned} \mathbf{R_L} &= 400\Omega \ \mathbf{C_L} &= 15\mathbf{pF} \end{aligned}$		Units
			Min	Max	
fMAX	Maximum Clock Frequency		15		MHz
^t PHL	Propagation Delay Time High to Low Level Output	Clear to Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q		25	ns