Signetics

Logic Products

FEATURES

- 8-bit transparent latch -- '373
- 8-bit positive, edge-triggered register — '374
- 3-State output buffers
- Common 3-State Output Enable
- Independent register and 3-State buffer operation

DESCRIPTION

The '373 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Latch Enable (E) and Output Enable (\overline{OE}) control gates.

74LS373, 74LS374, S373, S374 Latches/Flip-Flops

'373 Octal Transparent Latch With 3-State Outputs '374 Octal D Flip-Flop With 3-State Outputs Product Specification

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS373	19ns	24mA
745373	10ns	105mA
74LS374	19ns	27mA
74\$374	8ns	116mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS373N, N74S373N, N74LS374N, N74S374N
Plastic SOL-20	N74LS373D, N74S373D, N74LS374D, N74S374D

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	748	74LS
All	Inputs	1Sul	1LSul
Ali	Outputs	10Sul	30LSul


NOTE:

Where a 74S unit load (Sul) is 50μ A l_{IH} and -2.0mA l_{IL} , and a 74LS unit load (LSul) is 20μ A l_{IH} and -0.4mA l_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/EC)



74LS373, 74LS374, S373, S374

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is HIGH. The latch remains transparent to the data inputs while E is HIGH, and stores the data present one set-up time before the HIGH-to-LOW enable transition. The enable gate has hysteresis built in to help minimize problems that signal and ground noise can cause on the latching operation.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (OE) controls all eight 3-State buffers independent of the latch

operation. When \overline{OE} is LOW, the latched or transparent data appears at the outputs. When \overline{OE} is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.


The '374 is an 8-bit, edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the Clock (CP) and Output Enable (OE) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred


to the corresponding flip-flop's Q output. The clock buffer has hysteresis built in to help minimize problems that signal and ground noise can cause on the clocking operation.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (ŌE) controls all eight 3-State buffers independent of the register operation. When OE is LOW, the data in the register appears at the outputs. When OE is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.

LOGIC DIAGRAM, '373



LOGIC DIAGRAM, '374



MODE SELECT — FUNCTION TABLE '373

		INPUTS		INTERNAL PROJECTER	OUTPUTS
OPERATING MODES	OE E D _n		Dn	INTERNAL REGISTER	Q ₀ - Q ₇
Enable and read register	L L	H	H	L H	L
Latch and read register	L L	L L	l h	L H	L H
Latch register and disable outputs	Н	L L	l h	L H	(Z) (Z)

74LS373, 74LS374, S373, S374

MODE SELECT - FUNCTION TABLE '374

COSTRATING MODES	INPUTS			1117501141 05010750	OUTPUTS
OPERATING MODES	ŌĒ	СР	Dn	INTERNAL REGISTER	Q ₀ - Q ₇
Load and read register	L L	†	i h	L H	L H
Load register and disable outputs	H	1	i h	L H	(Z) (Z)

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	74S	UNIT
Vcc	Supply voltage	7.0	7.0	٧
ViN	Input voltage	-0.5 to +7.0	-0.5 to +5.5	٧
I _{iN}	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	O to	0 to 70	

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74LS			74S		
			Nom	Max	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
ViH	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
l _{iK}	Input clamp current			-18			-18	mA
Юн	HIGH-level output current			-2.6			-6.5	mA
loL	LOW-level output current			24			20	mA
TA	Operating free-air temperature	0		70	0		70	°C

December 4, 1985 5-529

h * HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW OE transition

L = LOW voltage level

^{1 =} LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW $\overline{\text{OE}}$ transition

⁽Z) = HIGH impedance "off" state

1 = LOW-to-HIGH clock transition

74LS373, 74LS374, S373, S374

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

D. D. 115750					74LS373, 374			74\$373, 374				
	PARAMETER		TEST CONDITIONS1			Min	Typ ²	Max	Min	Typ ²	Max	UNIT
VoH	HIGH-level output voltage	V _{CC} = MIN, V	/ _{IH} = MIN,	VIL = MAX, IOH	= MAX	2.4	3.1		2.4	3.1		٧
VOL	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN,		I _{OL} = MAX			0.35	0.5			0.5	٧
OL	LOW-level output voltage	VIL = MAX		I _{OL} = 12mA (74LS)		0.25	0.4				٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I	ı = I _{IK}					-1.5			-1.2	٧
lozh	Off-state output current,	Voc = MAX	Var = MIN	V _O = 2.7V				20				μΑ
'UZH	HIGH-level voltage applied	100 111100,	V _{CC} = MAX, V _{IH} = MIN								50	μΑ
loz	Off-state output current,	Voc = MAY	Vcc = MAX, V _{IH} = MIN					~20				μΑ
lozL	LOW-level voltage applied	ACC - MILLY! AIM - MILLA		$V_0 = 0.5V$							-50	μА
l ₁	Input current at maximum	V _{CC} = MAX		V _I = 7.0V				0.1				mA
	input voltage			V _i = 5.5V							1.0	mA
lн	HIGH-level input current	$V_{CC} = MAX,$	V _i = 2.7V					20			50	μΑ
lα	LOW-level input current	V _{CC} = MAX		V _I = 0.4V				-0.4				mA
ηL	LOW-level input cultent	ACC - IAIVY		V _I = 0.5V							-0.25	mA
los	Short-circuit output current ³	V _{CC} = MAX			-	-30		-130	-40		-100	mA
			l _{CCZ} i	OE = 4.5V	'LS373		24	40	·			mA
			Iccl (OE = OV	'S373	[105	160	mΑ
			locz i	OE = 4.5V	'LS374		27	40				mA
lcc	Supply current (total)	V _{CC} = MAX		II inputs rounded	'S374					102	140	mA
				P, OE = 4.5V inputs = GND	'S374					131	180	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74	LS	7-	4 S	
PARAMETER		TEST CONDITIONS	C _L = 45pF,	R _L = 667Ω	C _L = 15pF,	R _L = 280Ω	UNIT
			Min	Max	Min	Max	
fMAX	Maximum clock frequency	Waveform 6, '374	35		75		MHz
t _{PLH} t _{PHL}	Propagation delay Latch enable to output	Waveform 1, '373		30 30		14 18	ns
t _{PLH}	Propagation delay Data to output	Waveform 4, '373		18 18		12 12	ns
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 6, '374		28 28		15 17	ns
t _{PZH}	Enable time to HIGH level	Waveform 2		28		15	ns
t _{PZL}	Enable time to LOW level	Waveform 3, '373 '374		36 28		18 18	ns
t _{PHZ}	Disable time from HIGH level	Waveform 2, C _L = 5pF		20		9	ns
t _{PLZ}	Disable time from LOW level	Waveform 3, C _L = 5pF		25		12	ns

NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

December 4, 1985 5-530


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

74LS373, 74LS374, S373, S374

AC WAVEFORMS





74LS373, 74LS374, S373, S374

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V

PARAMETER		TEGT COMPUTIONS	74LS		7		
		TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W (H) t _W (L)	Latch enable pulse width	Waveform 1, '373	15 15		6 7.3		ns
ts	Set-up time, data to latch enable	Waveform 5, '373	5		0		ns
t _h	Hold time, data to latch enable	Waveform 5, '373	20		10		ns
t _W (H) t _W (L)	Clock pulse width	Waveform 6, '374	15 15		6 7.3		ns
ts	Set-up time, data to clock	Waveform 7, '374	20		5		ns
t _h	Hold time, data to clock	Waveform 7, '374	0		2		ns

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families. Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
tрzн	Open	Closed
tezu	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

DEFINIT	ONS

 $R_L = Load$ resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
748	3.0V	1MHz	500ns	2.5ns	2.5ns