

QUAD 2-PORT REGISTER


- FULLY POSITIVE EDGE-TRIGGERED OPER-ATION
- SELECT FROM TWO DATA SOURCES
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

DESCRIPTION


The T74LS399 is a Quad 2-Port Register. It is logical equivalent to a quad 2-input multiplexer followed by a 4-bit edge-triggered register. The selected data is transferred to the output register on the LOW-to-HIGH transition of the Clock input.

PIN NAMES

S	COMMON SELECT INPUT
CP	CLOCK (Active HIGH going edge) INPUT
l _{0a} -l _{0d}	DATA INPUT FROM SOURCE 0
I _{1a} -I _{1d}	DATA INPUT FROM SOURCE 1
Q _a -Q _d	REGISTER TRUE OUTPUTS
Q _a -Q _d	REGISTER COMPLEMENTARY OUTPUTS



PIN CONNECTION (top view)



FUNCTIONNAL DESCRIPTION

This high speed Quad 2-Port Register selects four bits of data from two sources (Port) under the control of a Common Select Input (S). The 4-bit Output Register where selected data are transferred is synchronous with the LOW-to-HIGH transition of the

Clock input (CP). The 4-bit RS type output register is fully edge-triggered. Predictable operation is assured if Data inputs (I) and select inputs (S) are kept stable only a set-up time prior to and hold time after the LOW-to-HIGH transition of the Clock input.

TRUTH TABLE

	Outputs		
S	I ₀	l ₁	Q
I	ı	X	L
I	h	Х	Н
h	Х	I	L
h	Х	h	Н

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't care

I = LOW Voltage Level one set-up Time Prior to the

LOW-to-HIGH Clock Transition

n = High Voltage Level one set-up Time Prior to the LOW-to-HIGH Clock Transition

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	- 0.5 to 7	V
V _i	Input Voltage, Applied to Input	– 0.5 to 15	V
Vo	Output Voltage, Applied to Output	0 to 10	٧
I ₁	Input Current, Into Inputs	- 30 to 5	mA
I _O	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGE

Part Numbers	Supply Voltage			Temperature
rait Numbers	Min.	Тур.	Max.	remperature
T74LS399XX	4.75 V	5.0 V	5.25 V	0 °C to + 70 °C

XX = package type.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter	Limits			Test Condition		Unit
Symbol		Min.	Typ. (*)	Max.	(note 1)		O I III
V _{IH}	Input HIGH Voltage	2.0			Guaranteed Input HIGH Voltage for all Inputs		V
V _{IL}	Input LOW Voltage			8.0	Guaranteed Input LOW Voltage for all Inputs		V
V _{CD}	Input Clamp Diode Voltage		- 0.65	- 1.5	V _{CC} = MIN, I _{IN} = -18 mA		٧
Vон	Output HIGH Voltage	2.7	3.4		V _{CC} = MIN, I _{OH} V _{IN} = V _{IH} or V _{II}	_i = - 400 μA per Truth Table	V
V _{OL}	Output LOW Voltage		0.25	0.4	1 _{OL} = 4.0 mA		V
			0.35	0.5	$I_{OL} = 8.0 \text{ mA}$	V _{IN} = V _{IH} or V _{IL} per Truth Table	٧
I _{IH}	Input HIGH Current			20	$V_{CC} = MAX. V_I$	_N = 2.7 V	μA
			İ	40	V _{CC} = MAX. V _I	_N = 7.0 V	mA
իլ	Input LOW Current	'	'	- 0.4	V _{CC} = MAX. V _I	N = 0.4 V	mA
los	Output Short Circuit Current (note 2)	- 20		- 100	V _{CC} = MAX. V _C	OUT = 0 V	mA
lcc	Supply Current			13	V _{CC} = MAX		mA

Notes: 1 For conditions shown as MIN or MAX, use the appropriate value specified under garanteed operating ranges.

2. Not more than one output should be shorted at a time.

(*) Typical values are at V_{CO} = 5 0 V, T₄ = 25 °C.

AC CHARACTERISTICS : T_A = 25 ℃

Symbol	Parameter	Limits			Test Conditions	11
		Min.	Тур.	Max.	rest Conditions	Unit
t _{PLH}	Propagation Delay, Clock to Output Q		18 21	27 32	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	ns

AC SET-UP REQUIREMENTS: TA = 25 °C

Symbol	Parameter	Limits			Test Conditions	Unit
		Min.	Тур.	Max.	rest Conditions	Unit
tw	Clock Pulse Width	20				ns
ts	Data Set-up Time	25			V _{CC} = 5.0 V	
ts	Select Set-up Time	45				
t _n	Hold Time. Any Input	0				

DEFINITION OF TERMS

SET-UP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (th) is defined as the minimum time fol-

lowing the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.



AC WAVEFORMS

Figure 1.




Figure 2 .




Figure 3.

