D3790, FEBRUARY 1991-REVISED OCTOBER 1992


- Space-Saving Package Option: Shrink Small-Outline Package (DB) Features EIAJ 0.65-mm Lead Pitch
- State-of-the-Art EPIC-IIB ™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Two 8-Bit, Back-to-Back Registers Store Data Flowing in Both Directions
- Inverting Outputs
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


The 'ABT2953 consists of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CEAB or CEBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ABT2953 . . . JT PACKAGE SN74ABT2953 . . . DB, DW, OR NT PACKAGE (TOP VIEW)



SN54ABT2953 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN74ABT2953 is packaged in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT2953 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT2953 is characterized for operation from -40°C to 85°C.

EPIC-IIB is a trademark of Texas Instruments Incorporated.




D3790, FEBRUARY 1991-REVISED OCTOBER 1992

FUNCTION TABLE

	INPUTS									
CEAB	CLKAB	В								
Н	Х	L	X	B ₀ ‡						
x	L	L	x	B ₀ ‡						
L	†	L	L /	н						
L	†	L	н	L						
x	X	н	х	z						

[†] A-to-B data flow is shown; B-to-A data flow is similar but uses CEBA, CLKBA, and OEBA.

logic symbol[§]




[§] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DB, DW, JT, and NT packages.



[‡] Level of B before the indicated steady-state input conditions were established.

D3790. FEBRUARY 1991-REVISED OCTOBER 1992

logic diagram (positive logic)



Pin numbers shown are for DB, DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

	• • • • • • • • • • • • • • • • • • • •	
Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, VI (except I/O ports) (see	Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high	h state or power-off state, Vo	0.5 V to 5.5 V
Current into any output in the low state, Io: S	SN54ABT2953	96 mA
	SN74ABT2953	
Input clamp current, IIK (VI < 0)	• • • • • • • • • • • • • • • • • • • •	–18 mA
Output clamp current, IOK (VO < 0)		–50 mA
Maximum power dissipation at T _A = 55°C (in s	still air): DB package	0.5 W
, , , , , , , , , , , , , , , , , , , ,	DW package	
	NT package	
Storage temperature range		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



SN54ABT2953, SN74ABT2953 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS D3790, FEBRUARY 1991-REVISED OCTOBER 1992

recommended operating conditions (see Note 2)

			SN54AB	T2953	SN74AE	UNIT	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	٧
ViH	High-level input voltage	2		2		>	
VIL	Low-level input voltage			0.8		8.0	>
Vı	Input voltage			Vcc	0	Vcc	>
1он	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			T _A = 25°C			SN54ABT2953		SN74ABT2953		UNIT
PARAMETER				MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA				-1.2		-1.2		-1.2	٧
	V _{CC} = 4.5 V, I _{OH} = -3 mA			2.5			2.5		2.5		V
	V _{CC} = 5 V, I _{OH} = -3 mA			3			3		3		
V _{OH}	V _{CC} = 4.5 V,	I _{OH} = -24 mA	\	2			2				
	V _{CC} = 4.5 V,	I _{OH} = - 32 m/	A .	2‡					2		
11	V _{CC} = 4.5 V,	I _{OL} = 48 mA				0.55		0.55			V
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 64 mA				0.55‡				0.55	*
	V _{CC} = 5.5 V,		Control inputs			±1		±1		±1	μА
l _l	V ₁ = V _{CC} or GND		A or B ports			±100		±100		±100	μΑ.
lozH [§]	V _{CC} = 5.5 V _i	V _O = 2.7 V				50		50		50	μΑ
OZL	V _{CC} = 5.5 V,	V _O = 0.5 V			-	-50		-50		-50	μA
OFF	V _{CC} = 0 V,	V _I or V _O ≤ 4.5	V			±100				±100	μΑ
I _{CEX}	V _{CC} = 5.5 V,	V _O = 5.5 V	Outputs high			50		50		50	μΑ
lo [¶]	$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V		-50	-100	-180	50	-180	-50	-180	mA
	V _{CC} = 5.5 V,		Outputs high		1	250		250		250	μΑ
lcc	I _O = 0,	A or B ports	Outputs low		24	35	_	35		35	mA
	V _I = V _{CC} or GND		Outputs disabled		0.5	250		250		250	μA
Δl _{CC} #	V _{CC} = 5.5 V, One in	-	_			1.5		1.5		1.5	mA
	Other inputs at V _{CC} or GND								_		-5
Cı	V _I = 2.5 V or 0.5 V Control inputs									pF	
Cio	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$		A or B ports		7						ρF

[†] All typical values are at V_{CC} = 5 V.



On products compliant to MIL-STD-883, Class B, this parameter does not apply.

The parameters I_{OZH} and I_{OZL} include the input leakage current.

¹ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

^{*}This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SN54ABT2953, SN74ABT2953 **OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS D3790, FEBRUARY 1991-REVISED OCTOBER 1992

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				V _{CC} = 5 V, T _A = 25°C		SN54ABT2953		SN74ABT2953		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
fclock	ock Clock frequency					0	150	0	150	MHz
t _w	Pulse duration CLK high CLK low			3		3		3		ns
				3.5		3.5		3.5		
	Setup time before CLK†	A or B	High	4		4		4		
		Aorb	Low	3		3		3		
t _{su}		CE	High	3.5		3.5		3.5		ns
		I _{CE}	Low	2.5		2.5		2.5		
th	Hald time often OLK	A or B		0		0		0		
	Hold time after CLK†			0		0		0		ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 5 V, T _A = 25°C			SN54ABT2953		SN74ABT2953	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	i
f _{max}			150			150		150		MHz
t _{PLH}	CLKBA or CLKAB	A or B	2.6	5.1	6.6	2.6		2.6	7.6	ns
t _{PHL}	CERBA OF CERAB		3.2	5.7	7.2	3.2		3.2	8.2	
tpzH	OEBA or OEAB	A or B	1	3.3	4.8	1		1	5.8	
t _{PZL}	OEBA OF CEAB	AUID	2.2	4.7	6.2	2.2		2.2	7.5	ns
t _{PHZ}	OEBA or OEAB	OEBA or OEAB A or B	3.6	6.1	7.6	3.6		3.6	8.1	ns
t _{PLZ}	OEBA OF CEAB	AUID	3.1	6.6	7.1	3.1		3.1	7.6	118



D3790, FEBRUARY 1991-REVISED OCTOBER 1992

PARAMETER MEASUREMENT INFORMATION



NOTES: A. Ci includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms