

SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2932, MARCH 1987—REVISED JANUARY 1989

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and K input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K and tying J high. They also can perform as D-type flip-flops if J and K are tied together.


The SN54F109 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F109 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE
(EACH FLIP-FLOP)


INPUTS					OUTPUTS	
PRESET	CLEAR	CLOCK	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↑	L	L	L	H
H	H	↑	H	L	TOGGLE	
H	H	↑	L	H	D ₀	\bar{D}_0
H	H	↑	H	H	H	L
H	H	L	X	X	Q ₀	\bar{Q}_0

*The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} . Furthermore, this configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

SN54F109 . . . J PACKAGE
SN74F109 . . . D OR N PACKAGE
(TOP VIEW)




SN54F109 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, and N packages.

SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	-0.5 V to 7 V
Input voltage [†]	-1.2 V to 7 V
Input current [†]	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to V _{CC}
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F109	-55°C to 125°C
	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F109			SN74F109			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage		2		2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-1			-1	mA
I _{OL}	Low-level output current			20			20	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F109			SN74F109			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA	-	-1.2	-	-	-1.2	-	V
V _{OH}	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4	-	2.5	3.4	-	V
	V _{CC} = 4.75 V, I _{OH} = -1 mA	-	-	2.7	-	-	-	
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA	-	0.30	0.5	0.30	0.5	-	V
I _I	V _{CC} = 5.5 V, V _I = 7 V	-	-	0.1	-	-	0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V	-	-	20	-	-	20	μA
I _{IL}	J, K, CLK	-	-	-0.6	-	-	-0.6	mA
	PRE or CLR	V _{CC} = 5.5 V, V _I = 0.5 V	-	-1.8	-	-	-1.8	
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0	-60	-150	-60	-	-150	-	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1	-	11.7	17	11.7	17	-	mA

^fAll typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

NOTE 1: ICC measured with J, K, CLK, and PRE grounded, then with J, K, CLK, and CLR.

SN54F109, SN74F109
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX [†]		UNIT	
		'F109		SN54F109			
		MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	0	100	0	70	0	90 MHz
t _{su}	Setup time before CLK↑	Data high	3	3	3	ns	
		Data low	3	3	3		
t _h	Hold time after CLK↑	Data high	1	1	1	ns	
		Data low	1	1	1		
t _w	Pulse duration	CLK high, PRE or CLR low	4	4	4	ns	
		CLK low	5	5	5		
t _{su}	Inactive-state setup time before CLK↑	PRE or CLR to CLK	2	2	2	ns	

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]			UNIT	
			'F109			SN54F109		SN74F109		
			MIN	TYP [‡]	MAX	MIN	MAX	MIN	MAX	
f _{max}			100	150		70		90		MHz
t _{PLH}	CLK	Q or \bar{Q}	3	4.9	7	3	9	3	8	ns
			3.6	5.8	8	3.6	10.5	3.6	9.2	
t _{PHL}	PRE or CLR	Q or \bar{Q}	2.4	4.8	7	2.4	9	2.4	8	ns
			2.7	6.6	9	2.7	11.5	2.7	10.5	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

NOTE 2: Load circuits and waveforms are shown in Section 1.

