



January 1998

## 74VHC74 • 74VHCT74 Dual D-Type Flip Flop with Preset and Clear

### General Description

The VHC/VHCT74 is an advanced high speed CMOS Dual D-Flip Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D INPUT is transferred to the Q OUTPUT during the positive going transition of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input low.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

### Features


- High Speed:  
VHC  $f_{max} = 170$  MHz (typ) at  $T_A = 25^\circ C$   
VHCT  $f_{max} = 160$  MHz (typ) at  $T_A = 25^\circ C$
- High noise immunity:  
VHC  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min)  
VHCT  $V_{IH} = 2.0V$ ,  $V_{IL} = 0.8V$
- Power down protection:  
VHC inputs only  
VHCT inputs and outputs
- Low power dissipation:  
 $I_{CC} = 2 \mu A$  (max) at  $T_A = 25^\circ C$
- **NOTE: ADD EXTERNAL PULL UP RESISTOR TO VHCT OUTPUTS TO DRIVE CMOS INPUTS**

### Ordering Code:


Commercial	Package Number	Package Description
74VHC74M	M14A	14-Lead Molded JEDEC SOIC
74VHC74SJ	M14CD	14-Lead Molded EIAJ SOIC
74VHC74MTC	MTC14	14-Lead Molded JEDEC Type 1 TSSOP
74VHC74N	N14A	14-Lead Molded DIP
74VHCT74M	M14A	14-Lead Molded JEDEC SOIC
74VHCT74SJ	M14D	14-Lead Molded EIAJ SOIC
74VHCT74MTC	MTC14	14-Lead Molded JEDEC Type 1 TSSOP
74VHCT74N	N14A	14-Lead Molded DIP

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter 'X' to the ordering code.

### Logic Symbol



### Connection Diagram



## Pin Descriptions

Pin Names	Description
D <sub>1</sub> , D <sub>2</sub>	Data Inputs
CK <sub>1</sub> , CK <sub>2</sub>	Clock Pulse Inputs
CLR <sub>1</sub> , CLR <sub>2</sub>	Direct Clear Inputs
PR <sub>1</sub> , PR <sub>2</sub>	Direct Preset Inputs
Q <sub>1</sub> , Q̄ <sub>1</sub> , Q <sub>2</sub> , Q̄ <sub>2</sub>	Output

## Truth Table

CLR	PR	Inputs		Outputs		Function
		D	CK	Q	Q̄	
L	H	X	X	L	H	Clear
H	L	X	X	H	L	Preset
L	L	X	X	H*	H*	
H	H	L	~	L	H	
H	H	H	~	H	L	
H	H	X	~	Q <sub>n</sub>	Q̄ <sub>n</sub>	No Change

\* This configuration is nonstable, that is, it will not persist when preset and clear inputs return to their inactive (high) state.

### Absolute Maximum Ratings (Note 1)

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Voltage ( $V_{IN}$ )	-0.5V to +7.0V
DC Output Voltage ( $V_{OUT}$ )	
VHC	-0.5V to $V_{CC} + 0.5V$
VHCT (Note 2)	-0.5V to 7.0V
Input Diode Current ( $I_{IK}$ )	-20 mA
Output Diode Current ( $I_{OK}$ )	
VHC	$\pm 20$ mA
VHCT	-20 mA
DC Output Current ( $I_{OUT}$ )	$\pm 25$ mA
DC $V_{CC}/GND$ Current ( $I_{CC}$ )	$\pm 50$ mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
Lead Temperature ( $T_L$ )	
Soldering (10 seconds)	260°C

### Recommended Operating Conditions (Note 3)

Supply Voltage ( $V_{CC}$ )	2.0V to 5.5V
VHC	4.5V to 5.5V
VHCT	0V to +5.5V
Input Voltage ( $V_{IN}$ )	0V to $V_{CC}$
Output Voltage ( $V_{OUT}$ )	
Operating Temperature ( $T_{OPR}$ )	-40°C to +85°C
74VHC/VHCT	
Input Rise and Fall Time ( $t_r, t_f$ )	
$V_{CC} = 3.3V \pm 0.3V$ (VHC only)	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

**Note 2:**  $V_{OUT} > V_{CC}$  only if output is in H state.

**Note 3:** Unused inputs must be held HIGH or LOW. They may not float.

### DC Characteristics for VHC Family Devices

Symbol	Parameter	$V_{CC}$ (V)	$T_A = 25^\circ C$			Units	Conditions
			Min	Typ	Max		
$V_{IH}$	High Level Input Voltage	2.0 3.0–5.5	1.50 0.7 $V_{CC}$			1.50 0.7 $V_{CC}$	V
$V_{IL}$	Low Level Input Voltage	2.0 3.0–5.5		0.50 0.3 $V_{CC}$		0.50 0.3 $V_{CC}$	V
$V_{OH}$	High Level Output Voltage	2.0	1.9	2.0		1.9	$V_{IN} = V_{IH}$ or $V_{IL}$
		3.0	2.9	3.0		2.9	
		4.5	4.4	4.5		4.4	$I_{OH} = -4$ mA $I_{OH} = -8$ mA
		3.0	2.58			2.48	
$V_{OL}$	Low Level Output Voltage	4.5	3.94			3.80	$V_{IN} = V_{IH}$ or $V_{IL}$
		2.0		0.0	0.1	0.1	
		3.0		0.0	0.1	0.1	$I_{OL} = 50$ $\mu$ A $I_{OL} = 4$ mA $I_{OL} = 8$ mA
		4.5		0.0	0.1	0.1	
		3.0		0.36		0.44	
		4.5		0.36		0.44	
$I_{IN}$	Input Leakage Current	0–5.5		$\pm 0.1$		$\pm 1.0$	$\mu$ A
$I_{CC}$	Quiescent Supply Current	5.5		2.0		20.0	$\mu$ A
							$V_{IN} = 5.5V$ or GND
							$V_{IN} = V_{CC}$ or GND

### DC Characteristics for VHCT Family Devices

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C			Units	Conditions
			Min	Typ	Max		
V <sub>IH</sub>	High Level Input Voltage	4.5	2.0		2.0	V	
		5.5	2.0		2.0		
V <sub>IL</sub>	Low Level Input Voltage	4.5		0.8	0.8	V	
		5.5		0.8	0.8		
V <sub>OH</sub>	High Level Output Voltage	4.5	3.15	3.65	3.15	V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>
		4.5	2.5		2.4		I <sub>OH</sub> = -50 µA I <sub>OH</sub> = -8 mA
V <sub>OL</sub>	Low Level Output Voltage	4.5	0.0	0.1	0.1	V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>
		4.5		0.36	0.44		I <sub>OL</sub> = 50 µA I <sub>OL</sub> = 8 mA
I <sub>IN</sub>	Input Leakage Current	0–5.5		±0.1	±1.0	µA	V <sub>IN</sub> = 5.5V or GND
I <sub>CC</sub>	Quiescent Supply Current	5.5		2.0	20.0	µA	V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5		1.35	1.50	mA	V <sub>IN</sub> = 3.4V Other Inputs = V <sub>CC</sub> or GND
I <sub>OFF</sub>	Output Leakage Current (Power Down State)	0.0		+0.5	+5.0	µA	V <sub>OUT</sub> = 5.5V

### AC Electrical Characteristics for VHC

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C			Units	Conditions
			Min	Typ	Max		
f <sub>max</sub>	Maximum Clock Frequency	3.3 ± 0.3	80	125	70	MHz	C <sub>L</sub> = 15 pF
		5.0 ± 0.5	50	75	45		C <sub>L</sub> = 50 pF
		3.3 ± 0.3	130	170	110	MHz	C <sub>L</sub> = 15 pF
		5.0 ± 0.5	90	115	75		C <sub>L</sub> = 50 pF
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time (CK-Q, $\bar{Q}$ )	3.3 ± 0.3	6.7	11.9	1.0	ns	C <sub>L</sub> = 15 pF
		5.0 ± 0.5	9.2	15.4	1.0		C <sub>L</sub> = 50 pF
		3.3 ± 0.3	4.6	7.3	1.0	ns	C <sub>L</sub> = 15 pF
		5.0 ± 0.5	6.1	9.3	1.0		C <sub>L</sub> = 50 pF
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time ( $\bar{CLR}$ , $\bar{PR}$ -Q, $\bar{Q}$ )	3.3 ± 0.3	7.6	12.3	1.0	ns	C <sub>L</sub> = 15 pF
		5.0 ± 0.5	10.1	15.8	1.0		C <sub>L</sub> = 50 pF
		3.3 ± 0.3	4.8	7.7	1.0	ns	C <sub>L</sub> = 15 pF
		5.0 ± 0.5	6.3	9.7	1.0		C <sub>L</sub> = 50 pF
C <sub>IN</sub>	Input Capacitance		4	10		10	pF
C <sub>PD</sub>	Power Dissipation Capacitance			25			pF
<b>Note 4:</b> C <sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation I <sub>CC</sub> (opr) = C <sub>PD</sub> * V <sub>CC</sub> * f <sub>IN</sub> + I <sub>CC</sub> /2 (per F/F)							

## AC Operating Requirements for VHC

Symbol	Parameter	V <sub>CC</sub> (V) (Note 5)	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°C to +85°C	Units
			Typ	Guaranteed Minimum		
t <sub>W(L)</sub>	Minimum Pulse Width (CK)	3.3		6.0	7.0	ns
		5.0		5.0	5.0	
t <sub>W(H)</sub>	Minimum Pulse Width (CLR , PR )	3.3		6.0	7.0	ns
		5.0		5.0	5.0	
t <sub>S</sub>	Minimum Setup Time	3.3		6.0	7.0	ns
		5.0		5.0	5.0	
t <sub>H</sub>	Minimum Hold Time	3.3		0.5	0.5	ns
		5.0		0.5	0.5	
t <sub>rem</sub>	Minimum Removal Time (CLR , PR )	3.3		5.0	5.0	ns
		5.0		3.0	3.0	

Note 5: V<sub>CC</sub> is 3.3 ±0.3V or 5.0 ±0.5V


## AC Electrical Characteristics for VHCT

Symbol	Parameter	V <sub>CC</sub> (V) (Note 6)	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to +85°C	Units	Conditions
			Min	Typ	Max	Min		
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	100	160	80	ns	MHz	C <sub>L</sub> = 15 pF
		5.0	80	140	65			C <sub>L</sub> = 50 pF
t <sub>PLH</sub> ,	Propagation Delay Time (CK-Q, Q̄)	5.0		5.8	7.8	1.0	9.0	ns
	Time (CLR , PR -Q, Q̄)	5.0		6.3	8.8	1.0	10.0	
t <sub>PHL</sub> ,	Propagation Delay Time (CLR , PR -Q, Q̄)	5.0		7.6	10.4	1.0	12.0	ns
		5.0		8.1	11.4	1.0	13.0	
C <sub>IN</sub>	Input Capacitance			4	10		10	pF
C <sub>PD</sub>	Power Dissipation Capacitance			24				pF
Note 6: V <sub>CC</sub> is 5.0 ±0.5V								
Note 7: C <sub>PD</sub> is defined as the value of internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation I <sub>CC</sub> (opr) = C <sub>PD</sub> × V <sub>CC</sub> × f <sub>IN</sub> + I <sub>CC</sub> /2 (per flip-flop)								


## AC Operating Requirements for VHCT

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°C to +85°C	Units
			Typ	Guaranteed Minimum		
t <sub>W(L)</sub>	Minimum Pulse Width (CK)	5.0 ± 0.5			5.0	ns
t <sub>W(H)</sub>	Minimum Pulse Width (CLR , PR )	5.0 ± 0.5		5.0	5.0	ns
t <sub>S</sub>	Minimum Setup Time	5.0 ± 0.5		5.0	5.0	ns
t <sub>H</sub>	Minimum Hold Time	5.0 ± 0.5		0	0	ns
t <sub>rem</sub>	Minimum Removal Time (CLR , PR )	5.0 ± 0.5		3.5	3.5	ns

**Physical Dimensions** inches (millimeters) unless otherwise noted




14-Lead Small Outline Integrated Circuit—JEDEC (M)  
Package Number M14A




14-Lead Small Outline Package - EIAJ (SJ)  
Package Number M14D

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



## 74VHC74 • 74VHCT74 Dual D-Type Flip Flop with Preset and Clear

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Molded Dual In-Line Package  
Package Number N14A

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI CONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor  
Corporation  
Americas  
Customer Response Center  
Tel 1-888-522-5372

[www.fairchildsemi.com](http://www.fairchildsemi.com)

Fairchild Semiconductor  
Europe  
Fax +49 (0) 1 80-530 85 86  
Email [europe.support@nsc.com](mailto:europe.support@nsc.com)  
Deutsch Tel +49 (0) 8 141-35-0  
English Tel +44 (0) 1 793-68-56  
Italy Tel +39 (0) 2 57 5631

Fairchild Semiconductor  
Hong Kong Ltd.  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd  
Tsimshatsui, Kowloon  
Hong Kong  
Tel +852 2737-7200  
Fax +852 2314-0061

National Semiconductor  
Japan Ltd.  
Tel 81-3-5620-6175  
Fax 81-3-5620-6179