SN54F373, SN74F373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D2932, MARCH 1987-REVISED JANUARY 1989

- 8 Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'F373 are transparent D-type latches. While the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

A buffered output-control input (\overline{OC}) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control \overline{OC} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54F373 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F373 is characterized for operation from 0°C to 70°C.

SN54F373 . . . J PACKAGE SN74F373 . . . DW OR N PACKAGE (TOP VIEW)



SN54F373 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE (EACH LATCH)

	INPUTS		OUTPUT
ОC	ENABLE C	D	a
L	Н	Η	Н
L	н	L	L
L	L	Х	αo
н	X	Х	Z




OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

logic symbol†

1D (3) 1D (2) 1Q 2D (4) (5) 2Q 3D (7) (6) 3Q 4D (8) (9) 4Q 5D (13) (12) 60 6D (14) (15) 6Q 7D (17) (16) 7Q	OC (1) C (11)	EN C1			
8D (19) 8Q	2D (4) 3D (7) 4D (8) 5D (13) 6D (14)	10	D	(5) (6) (9) (12) (15) (16)	20 30 40 50 60

 $^{^\}dagger \text{This}$ symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN54F373, SN74F373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	0.5 V to 7 V
Input voltage [†]	1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	0.5 V to VCC
Current into any output in the low state: SN54F373	40 mA
SN74F373	48 mA
Operating free-air temperature range: SN54F373	-55°C to 125°C
SN74F373	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

			SN54F373			SN74F373			
		MIN	MOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage			0.8			0.8	V	
İΙΚ	Input clemp current			- 18			- 18	mA	
Іон	High-level output current			- 3			-3	mA	
loL	Low-level output current			20			24	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54F373			SN74F373			
	PEST CONL	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
ViK	V _{CC} = 4.5 V,	l _j = -18 mA			-1.2			-1.2	V
	V _{CC} = 4.5 V	1 _{OH} = -1 mA	2.5	3.4		2.7	3.4		
∨он	VCC = 4:5 V	I _{OH} = -3 mA 2.4		2.4 3.3		2.4	3.3		V
	Any output V _{CC} = 4.75 V	$I_{OH} = -1mA$ to -3 mA				2.7			
VOL	V _{CC} = 4.5 V	IOL = 20 mA		0.3	0.5		-		V
*UL		IOL = 24 mA	_				0.35	0.5	V
lozh	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μΑ
IOZL	$V_{CC} = 5.5 V$	$V_0 = 0.5 V$			- 50			- 50	μΑ
<u>lį </u>	$V_{CC} = 5.5 V$	V ₁ = 7 V			0.1			0.1	mA
liH .	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
կլ	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.6			-0.6	mA
los §	V _{CC} = 5.5 V,	V ₀ = 0	-60		- 150	-60		- 150	mA
lccz	V _{CC} = 5.5 V,	See Note 1		38	55		38	55	mA



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. $^{\$}$ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. NOTE 1: ICCZ is measured with OC at 4.5 V and all other inputs grounded.

SN54F373, SN74F373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

timing requirements

			= 5 V, 25°C		V _{CC} = 4.5 T _A = MIN			UNIT
		'F	373	SN5	4F373	SN74	F373]
		MIN	MAX	MIN	MAX	MIN	MAX	Ì
t _{su}	Setup time, Data before Enable CI	2		2		2		ns
th	Hold time, Data before Enable C↓	3		3		3		ns
tw	Pulse duration, Enable C high	6		6		6		ns

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$C_L = 50 pF$, $C_L = 50 pF$, $R1 = 500 \Omega$, $R1 = 500 \Omega$, $R2 = 500 \Omega$, $R2 = 500 \Omega$, $T_A = 25 ^{\circ} C$ $T_A = MIN to MAX^{\dagger}$				UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX
tPLH	0	α	2.2	4.9	7	2.2	8.5	2.2	8	ns
tPHL _]	<u> </u>	1.2	3.3	5	1.2	7	1.2	6	113
tPLH .	С	a	4.2	8.6	11.5	4.2	15	4.2	13	ns
[†] PHL	١	ď	2.2	4.8	7	2.2	8.5	2.2	8] '''
tPZH	ōc	<u> </u>	1.2	4.6	11	1.2	13.5	1.2	12	ns
tPZL	OC .	<u> </u>	1.2	5.2	7.5	1.2	10	1.2	8.5	,,,,
tPHZ	<u>oc</u>	a	1.2	4.1	6.5	1.2	10	1.2	7.5	ns
tPLZ _	00	J .	1.2	3.4	6	1.2	7	1.2	6	

†For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

