



# High Speed CMOS 8-Bit Register with Asynchronous Reset

QS54/74FCT273T

QS54/74FCT2273T

## FEATURES/BENEFITS

- Pin and function compatible to the 74F273, 74FCT273 and 74ABT273
- CMOS power levels: <7.5 mW static
- Available in DIP, SOIC, QSOP, ZIP, HQSOP
- Undershoot clamp diodes on all inputs
- TTL-compatible input and output levels
- Ground bounce controlled outputs
- Reduced output swing of 0-3.5V
- Military product compliant to MIL-STD-883

### FCT-T 273T

- JEDEC-FCT spec compatible
- Fastest CMOS logic family available
- Std. A, C & D speed grades with 4.4 ns t<sub>PD</sub> for D
- I<sub>OL</sub> = 48 mA Com., 32 mA Mil.


### FCT-T 2273T

- Built-in 25Ω series resistor outputs reduce reflection and other system noise
- Std. thru D speed grades with 5.0 ns t<sub>PD</sub> for D
- I<sub>OL</sub> = 12 mA Com.

## DESCRIPTION


The QSFCT273T and QSFCT2273T are high-speed CMOS TTL-compatible registers with an asynchronous reset input. They are 8-bit registers with a buffered common clock and a buffered output drive. The QSFCT2273T is a 25Ω resistor output version useful for driving transmission lines and reducing system noise. Data is stored in the register on the rising edge of the clock. The high output current I<sub>OL</sub> and I<sub>OH</sub> drive high capacitance loads. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression (see QSI Application Note AN-001), and outputs will not load an active bus when V<sub>CC</sub> is removed from the device.

## FUNCTIONAL BLOCK DIAGRAM




**PIN CONFIGURATIONS (All Pins Top View)**

**PDIP, SOIC, QSOP, HQSOP**



**ZIP**



3

**PIN DESCRIPTION**

Name	I/O	Description
Di	I	Data Inputs
O <sub>i</sub>	O	Data Outputs
CP	I	Clock Input
$\overline{\text{CLR}}$	I	Clear Input

**FUNCTION TABLE**

Inputs			Internal Q Value	Outputs O <sub>i</sub>	Function
$\overline{\text{CLR}}$	CP	Di			
L	X	X	L	L	Clear Register
H	↑	L	L	L	Load Input Data
H	↑	H	H	H	Load Input Data

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage to Ground .....	-0.5V to +7.0V
DC Output Voltage $V_{OUT}$ .....	-0.5V to +7.0V
DC Input Voltage $V_{IN}$ .....	-0.5V to +7.0V
AC Input Voltage (for a pulse width $\leq 20$ ns) .....	-3.0V
DC Input Diode Current with $V_{IN} < 0$ .....	-20 mA
DC Output Diode Current with $V_{OUT} < 0$ .....	-50 mA
DC Output Current Max. Sink Current/Pin .....	120 mA
Maximum Power Dissipation .....	0.5 watts
$T_{STG}$ Storage Temperature .....	-65° to +150°C

**Note:** Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to QSI devices that result in functional or reliability type failures.

**CAPACITANCE**

$T_A = 25^\circ\text{C}$ ,  $f = 1$  MHz,  $V_{IN} = 0\text{V}$ ,  $V_{OUT} = 0\text{V}$

Pins	SOIC	QSOP	PDIP	ZIP	Unit
1,3,4,7,8,11,12,3,14,17,18	4	4	5	7	pF
2,5,6,9,12,15,16,19	6	6	7	9	pF
—	8	8	9	10	pF

**Note:** Capacitance is characterized but not tested.

**POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min	Max	Unit
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ , freq = 0 $0\text{V} \leq V_{IN} \leq 0.2\text{V}$ or $V_{CC} - 0.2\text{V} \leq V_{IN} \leq V_{CC}$	—	1.5	mA
$\Delta I_{CC}$	Supply Current per Input @ TTL HIGH	$V_{CC} = \text{Max.}$ , $V_{IN} = 3.4\text{V}$ , freq = 0 <sup>(2)</sup>	—	2.0	mA
$Q_{CCd}$	Supply Current per Input per MHz	$V_{CC} = \text{Max.}$ , Outputs Open and Enabled One Bit Toggling @ 50% Duty Cycle Other Inputs at GND or $V_{CC}$ <sup>(3,4)</sup>	—	0.25	mA/ MHz

**Notes:**

1. For conditions shown as Min. or Max., use the appropriate values specified under DC specifications.
2. Per TTL driven input ( $V_{IN} = 3.4\text{V}$ ).
3. For flip-flops,  $Q_{CCd}$  is measured by switching one of the data input pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance. This parameter is guaranteed by design but not tested.
4.  $I_C$  can be computed using the above parameters as explained in the Technical Overview section.

## QSFCT273T, 2273T

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Commercial  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$

Military  $T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
$V_{IH}$	Input HIGH Voltage	Logic HIGH for All Inputs	2.0	—	—	V
$V_{IL}$	Input LOW Voltage	Logic LOW for All Inputs	—	—	0.8	V
$\Delta V_T$	Input Hysteresis	$V_{TLH} - V_{THL}$ for All Inputs	—	0.2	—	V
$ I_{IH} $ $ I_{IL} $	Input Current Input HIGH or LOW	$V_{CC} = \text{Max.}, 0 \leq V_{IN} < V_{CC}$	—	—	5	$\mu\text{A}$
$I_{OS}$	Short Circuit Current (FCTXXX)	$V_{CC} = \text{Max.}, V_{OUT} = \text{GND}^{(2,3)}$	-60	—	—	mA
$I_{OR}$	Current Drive (FCT2XXX - 25 $\Omega$ )	$V_{CC} = \text{Min.}, V_{OUT} = 2.0\text{V}^{(3)}$	50	—	—	mA
$V_{IC}$	Input Clamp Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18 \text{ mA}, T_A = 25^\circ\text{C}^{(3)}$	—	-0.7	-1.2	V
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $I_{OH} = -12 \text{ mA (MIL)}$ $I_{OH} = -15 \text{ mA (COM)}$	2.4 2.4	— —	— —	V
$V_{OL}$	Output LOW Voltage (FCTXXX)	$V_{CC} = \text{Min.}$ $I_{OL} = 32 \text{ mA (MIL)}$ $I_{OL} = 48 \text{ mA (COM)}$	— —	— —	0.50 0.50	V
$V_{OL}$	Output LOW Voltage (FCT2XXX - 25 $\Omega$ )	$V_{CC} = \text{Min.}$ $I_{OL} = 12 \text{ mA (MIL)}$ $I_{OL} = 12 \text{ mA (COM)}$	— —	— —	0.50 0.50	V
$R_{OUT}$	Output Resistance (FCT2XXX - 25 $\Omega$ )	$V_{CC} = \text{Min.}$ $I_{OL} = 12 \text{ mA (MIL)}$ $I_{OL} = 12 \text{ mA (COM)}$	— 20	25 28	— 40	$\Omega$

**Notes:**

1. Typical values indicate  $V_{CC} = 5.0\text{V}$  and  $T_A = 25^\circ\text{C}$ .
2. Not more than one output should be shorted and the duration is  $\leq 1$  second.
3. These parameters are guaranteed by design but not tested.

3

## QSFCT273T, 2273T

### SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Commercial  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$

Military  $T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

$C_{LOAD} = 50\text{ pF}$ ,  $R_{LOAD} = 500\Omega$  unless otherwise noted.

Symbol	Description <sup>(1)</sup>		273 2273		273A 2273A		273C 2273C		273D 2273D		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	COM	2	13	2	7.2	2	5.2	1.5	4.4	ns
t <sub>PLH</sub>	CP, CLR to O <sub>i</sub> (273)	MIL	2	15	2	8.3	—	—	—	—	
t <sub>PHL</sub>	Propagation Delay	COM	2	13	2	7.2	2	5.2	1.5	5.0	ns
t <sub>PLH</sub>	CP, CLR to O <sub>i</sub> (2273)	MIL	2	15	2	8.3	—	—	—	—	
t <sub>s</sub>	Data Setup Time D <sub>i</sub> to CP	COM	3	—	2	—	1.5	—	1.5	—	ns
		MIL	3.5	—	2	—	—	—	—	—	
t <sub>H</sub>	Data Hold Time D <sub>i</sub> to CP	COM	2	—	1.5	—	1	—	1	—	ns
		MIL	2	—	1.5	—	—	—	—	—	
t <sub>WCP</sub>	Clock Pulse Width HIGH or LOW	COM <sup>(2)</sup>	7	—	6	—	4	—	3	—	ns
		MIL <sup>(2)</sup>	7	—	6	—	—	—	—	—	
t <sub>WCLR</sub>	CLR Pulse Width HIGH or LOW	COM <sup>(2)</sup>	7	—	6	—	5	—	3	—	ns
		MIL <sup>(2)</sup>	7	—	6	—	—	—	—	—	
t <sub>REC</sub>	CLR Recovery Time CLR to CP	COM <sup>(2)</sup>	4	—	2	—	1.5	—	1.5	—	ns
		MIL <sup>(2)</sup>	5	—	2.5	—	—	—	—	—	

**Notes:**

1. Minimums guaranteed but not tested for all parameters except t<sub>s</sub> and t<sub>H</sub>.
2. This parameter is guaranteed by design but not tested.
3. See Test Circuit and Waveforms.