

# GD54/74LS00

## QUADRUPLE 2-INPUT POSITIVE NAND GATES


### Description

This device contains four independent 2-input NAND gates. It performs the Boolean functions  $Y = \overline{A \cdot B}$  or  $Y = \overline{A + B}$  in positive logic.

### Function Table (each gate)


INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
 74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74			-400	μA
I <sub>OL</sub>	Low-level output current	54			4	mA
		74			8	
T <sub>A</sub>	Operating free-air temperature	54	-55		125	°C
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage		2			V	
V <sub>IL</sub>	Low-level input voltage		54		0.7	V	
			74		0.8		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =Min, I <sub>I</sub> =-18mA			-1.5	V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =Min, V <sub>IL</sub> =Max	54	2.5	3.4	V	
		I <sub>OH</sub> =Max, V <sub>IH</sub> =Min	74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =Min, I <sub>OL</sub> =4mA	54, 74		0.25	0.4	V
		V <sub>IH</sub> =Min, I <sub>OL</sub> =8mA	74		0.35	0.5	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> =Max, V <sub>I</sub> =7V			0.1	mA	
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V			20	μA	
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V			-0.4	mA	
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> =Max (Note 2)	-20		-100	μA	
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		0.8	1.6	mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max		2.4	4.4	mA

Note 1: All typical values are at V<sub>CC</sub>=5V, T<sub>A</sub>=25°C

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

**Switching Characteristics, V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C**


SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	C <sub>L</sub> = 15pF, R <sub>L</sub> = 2kΩ		9	15	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output			10	15	ns

#For load circuit and voltage waveforms, see page 3-11

**Application Example**


Crystal Clock Generator

(1) GD74LS00



Frequency (MHz)	C <sub>1</sub> (pF)	C <sub>2</sub> (pF)
1~ 3	47	24
3~ 4	47	22
4~ 6	22	24
6~ 8	22	22
8~10	10	20
10~13	0	20
13~16	0	18

(2) GD74LS04



# GD54/74LS02

## QUADRUPLE 2-INPUT POSITIVE-NOR GATES


### Description

This device contains four independent 2-input NOR gates. It performs the Boolean functions  $Y = \overline{A \cdot B}$  or  $Y = \overline{A + B}$  in positive logic.

### Function Table


INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
 74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$