


4-Wide OR-AND/OR-AND Gate

The MC10121 is a basic logic building block providing the simultaneous OR-AND/OR-AND-Invert function, useful in data control and digital multiplexing applications.


$P_D = 100 \text{ mW typ/pkg (No Load)}$
 $t_{pd} = 2.3 \text{ ns typ}$
 $t_r, t_f = 2.5 \text{ ns typ (20\%--80\%)}$

LOGIC DIAGRAM



$V_{CC1} = \text{PIN 1}$
 $V_{CC2} = \text{PIN 16}$
 $V_{EE} = \text{PIN 8}$

MC10121



L SUFFIX
CERAMIC PACKAGE
CASE 620-10




P SUFFIX
PLASTIC PACKAGE
CASE 648-08



FN SUFFIX
PLCC
CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

3



ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	Test Limits						Unit	
			-30°C		+25°C		+85°C			
			Min	Max	Min	Typ	Max	Min		Max
Power Supply Drain Current	I _E	8		29		20	26		29	mAdc
Input Current	I _{inH}	7		390			245		245	μAdc
		9		390			245		245	
		10		495			310		310	
	I _{inL}	7	0.5		0.5			0.3		μAdc
		9	0.5		0.5			0.3		
		10	0.5		0.5			0.3		
Output Voltage Logic 1	V _{OH}	3	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
		2	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	
Output Voltage Logic 0	V _{OL}	3	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
		2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	
Threshold Voltage Logic 1	V _{OHA}	3	-1.080		-0.980			-0.910		Vdc
		2	-1.080		-0.980			-0.910		
Threshold Voltage Logic 0	V _{OLA}	3		-1.655			-1.630		-1.595	Vdc
		2		-1.655			-1.630		-1.595	
Switching Times (50Ω Load)										ns
Propagation Delay	t ₄₊₃₋ t ₄₋₃₊ t ₄₊₂₊ t ₄₋₂₋	3	1.4	3.6	1.4	2.3	3.4	1.4	3.5	
		3	1.4	3.6	1.4	2.3	3.4	1.4	3.5	
		2	1.4	3.6	1.4	2.3	3.4	1.4	3.5	
		2	1.4	3.6	1.4	2.3	3.4	1.4	3.5	
Rise Time (20 to 80%)	t ₃₊ t ₂₊	3	0.9	4.1	1.1	2.5	4.0	1.1	4.6	
		2	0.9	4.1	1.1	2.5	4.0	1.1	4.6	
Fall Time (20 to 80%)	t ₃₋ t ₂₋	3	0.9	4.1	1.1	2.5	4.0	1.1	4.6	
		2	0.9	4.1	1.1	2.5	4.0	1.1	4.6	

3

ELECTRICAL CHARACTERISTICS (continued)

			TEST VOLTAGE VALUES (Volts)						
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}		
@ Test Temperature									
-30°C			-0.890	-1.890	-1.205	-1.500	-5.2		
+25°C			-0.810	-1.850	-1.105	-1.475	-5.2		
+85°C			-0.700	-1.825	-1.035	-1.440	-5.2		
Characteristic	Symbol	Pin Under Test	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					(V _{CC}) Gnd	
			V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}		
Power Supply Drain Current	I _E	8					8	1, 16	
Input Current	I _{inH}	7	7				8	1, 16	
		9	9				8	1, 16	
		10	10				8	1, 16	
	I _{inL}	7		7			8	1, 16	
		9		9			8	1, 16	
		10		10			8	1, 16	
Output Voltage	Logic 1	V _{OH}	3				8	1, 16	
			2	4, 10, 13			8	1, 16	
Output Voltage	Logic 0	V _{OL}	3				8	1, 16	
			2	4, 10, 13			8	1, 16	
Threshold Voltage	Logic 1	V _{OHA}	3			4	8	1, 16	
			2	10, 13		4	8	1, 16	
Threshold Voltage	Logic 0	V _{OLA}	3			4	8	1, 16	
			2	10, 13		4	8	1, 16	
Switching Times	(50Ω Load)			+1.11V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		t ₄₊₃₋	3	10, 13		4	3	8	1, 16
		t ₄₋₃₊	3	10, 13		4	3	8	1, 16
		t ₄₊₂₊	2	10, 13		4	2	8	1, 16
		t ₄₋₂₋	2	10, 13		4	2	8	1, 16
Rise Time	(20 to 80%)	t ₃₊	3	10, 13		4	3	8	1, 16
			2	10, 13		4	2	8	1, 16
Fall Time	(20 to 80%)	t ₃₋	3	10, 13		4	3	8	1, 16
			2	10, 13		4	2	8	1, 16

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

3