

# 54ACT11652, 74ACT11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS087 – D3106, APRIL 1993

- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Ceramic DIPs


## description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and  $\overline{G}BA$  are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.


Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and  $\overline{G}BA$ . In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The 54ACT11652 is characterized for operation over the full military temperature range of – 55°C to 125°C. The 74ACT11652 is characterized for operation from – 40°C to 85°C.

54ACT11652 . . . JT PACKAGE  
74ACT11652 . . . DW PACKAGE  
(TOP VIEW)



54ACT11652 . . . FK PACKAGE  
(TOP VIEW)



EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS**  
  
**INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1993, Texas Instruments Incorporated

54ACT11652, 74ACT11652  
 OCTAL BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUTPUTS

SCAS087 - D3106, APRIL 1993




Figure 1. Bus Transfer Diagram

# 54ACT11652, 74ACT11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS087 - D3106, APRIL 1993

**FUNCTION TABLE**


INPUTS						DATA I/O†		OPERATION OR FUNCTION
GAB	GBA	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation Store A and B Data
L	H	↑	↑	X	X	Input	Unspecified †	Store A, Hold B
X	H	↑	H or L	X	X	Input	Output	Store A in both registers
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified †	Input	Hold A, Store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus Stored B Data to A Bus
L	L	X	H or L	X	H	Output	Input	Real-Time B Data to A Bus Stored B Data to A Bus
H	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus Stored A Data to B Bus
H	H	H or L	X	H	X	Input	Output	Real-Time A Data to B Bus Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus

† The data output functions may be enabled or disabled by various signals at the GAB or  $\bar{G}BA$  inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.


‡ Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered to load both registers.

### logic symbols§



### logic diagram (positive logic)



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW, JT, NT packages.

**54ACT11652, 74ACT11652**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCAS087 - D3106, APRIL 1993

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

	54ACT11652		74ACT11652		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage				0.8	V
$V_I$ Input voltage			0	$V_{CC}$	V
$V_O$ Output voltage			0	$V_{CC}$	V
$I_{OH}$ High-level output current		-24		-24	mA
$I_{OL}$ Low-level output current		24		24	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**54ACT11652, 74ACT11652**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCAS087 – D3106, APRIL 1993

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11652		74ACT11652		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>		I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4	V	
			5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8			
		5.5 V	4.94			4.7		4.8			
		5.5 V				3.85					
	I <sub>OH</sub> = -75 mA†	5.5 V					3.85				
V <sub>OL</sub>		I <sub>OL</sub> = 50 μA	4.5 V				0.1		0.1	V	
			5.5 V				0.1		0.1		
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5		0.44		
		5.5 V			0.36		0.5		0.44		
	I <sub>OL</sub> = 50 mA†	5.5 V					1.65				
I <sub>OL</sub> = 75 mA†	5.5 V							1.65			
I <sub>OZ</sub>	A or B ports‡	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			± 0.5		± 10		± 5	μA
I <sub>I</sub>	GAB or GBA	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			± 0.1		± 1		± 1	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160		80	μA
ΔI <sub>CC</sub> §		One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1		1	mA
C <sub>I</sub>	GAB or GBA	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4.5					pF
C <sub>O</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V			12					pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)**

PARAMETER		T <sub>A</sub> = 25°C		54ACT11652		74ACT11652		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	105	0		0	105	MHz
t <sub>w</sub>	Pulse duration, CAB or CBA high or low	4.8				4.8		ns
t <sub>su</sub>	Setup time, A before CLK↑ or B before CBA↑	4				4		ns
t <sub>h</sub>	Hold time, A after CAB↑ or B after CBA↑	2.5				2.5		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**54ACT11652, 74ACT11652  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS**

SCAS087 - D3106, APRIL 1993

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT11652		74ACT11652		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>max</sub>			105			105		105		MHz
t <sub>PLH</sub>	A or B	B or A	3.8	7	9.9	3.8	11.9	3.8	11.1	ns
t <sub>PHL</sub>			3.4	6.7	10.7	3.4	12.2	3.4	11.6	
t <sub>PLH</sub>	CBA or CAB	A or B	5.4	8.4	11.8	5.4	14.1	5.4	13.1	ns
t <sub>PHL</sub>			6.1	9.4	13.1	6.1	15.3	6.1	14.4	
t <sub>PLH</sub>	SBA or SAB† with A or B high	A or B	2.8	6.2	10.1	2.8		2.8	11	ns
t <sub>PHL</sub>			5.5	8.7	12.1			5.5	13.3	
t <sub>PLH</sub>	SBA or SAB† with A or B low	A or B	4.9	7.8	11			4.9	12.2	ns
t <sub>PHL</sub>			3.9	7.5	11.6	3.9	13.3	3.9	12.6	
t <sub>PZH</sub>	G̅BA	A	3.3	7.2	11.4	3.3	13.5	3.3	12.6	ns
t <sub>PZL</sub>			4.1	7.8	12.6		14.7	4.1	13.8	
t <sub>PHZ</sub>	G̅BA	A	5.2	7.2	9.3		10.4	5.2	9.9	ns
t <sub>PLZ</sub>			4.8	6.7	8.6	4.8	9.7	4.8	9.3	
t <sub>PZH</sub>	GAB	B	5.1	9.1	13.4	5.1	16.7	5.1	15.2	ns
t <sub>PZL</sub>			5.8	9.7	14.2	5.8	17.6	5.8	16.1	
t <sub>PHZ</sub>	GAB	B	3.4	6.8	9.7	3.4	10.8	3.4	10.3	ns
t <sub>PLZ</sub>			3.1	6	8.8	3.1	9.7	3.1	9.3	

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**


PARAMETER		TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	C <sub>L</sub> = 50 pF, f = 1 MHz	59	pF
	Outputs disabled	14			

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.







POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	2 x $V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

