

FAST 74F533, 74F534

Latch/Flip-Flop

FAST Products

74F533 Octal Transparent Latch, Inverting (3-State)
74F534 Octal D Flip-Flop, Inverting (3-State)

FEATURES

- 8-bit transparent latch-'F533
- 8-bit positive edge triggered register-'F534
- 3-State output buffers
- Common 3-state Output register
- Independent register and 3-state buffer operation

DESCRIPTION

The 74F533 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (\overline{OE}) control gates.

The data on the D inputs is transferred to the latch outputs when the Enable (E) input is High. The latch remains transparent to the data input while E is High and stores the data that is present one set-up time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable (\overline{OE}) controls all eight 3-State buffers independent of the latch operation. When \overline{OE} is Low, the latched or transparent data appears at the outputs. When \overline{OE} is High, the outputs are

Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F533	5.5ns	41mA

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F534	165MHz	51mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
20-Pin Plastic DIP	N74F533N, N74F534N
20-Pin Plastic SOL	N74F533D, N74F534D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$D_0 - D_7$	Data inputs	1.0/1.0	20 μ A/0.6mA
E ('F533)	Enable input (active High)	1.0/1.0	20 μ A/0.6mA
\overline{OE}	Output Enable input (active Low)	1.0/1.0	20 μ A/0.6mA
CP ('F534)	Clock Pulse input (active rising edge)	1.0/1.0	20 μ A/0.6mA
$\overline{Q}_0 - \overline{Q}_7$	Data outputs	150/40	3.0mA/24mA

NOTE:


One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



May 11, 1989


LOGIC SYMBOL



V_{CC} = Pin 20
GND = Pin 10

6-473

LOGIC SYMBOL (IEEE/IEC)




853-0374-96611


Latch/Flip-Flop

FAST 74F533, 74F534


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



in high impedance "off" state, which means they will neither drive nor load the bus.


The 'F534 is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (\overline{OE}) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-flop's \overline{Q} output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable (\overline{OE})

controls all eight 3-State buffers independent of the latch operation. When \overline{OE} is Low, the latched or transparent data appears at the outputs. When \overline{OE} is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.


LOGIC DIAGRAM, 74F533



Latch/Flip-Flop

FAST 74F533, 74F534

LOGIC DIAGRAM, 74F534



FUNCTION TABLE, 74F533

INPUTS			INTERNAL REGISTER	OUTPUTS	OPERATING MODE
\overline{OE}	E	D_n		$\overline{Q}_0 - \overline{Q}_7$	
L	H	L	L	H	Enable and read register
L	H	H	H	L	
L	↓	l	L	H	Latch and read register
L	↓	h	H	L	
L	L	X	NC	NC	Hold
H	L	X	NC	Z	Disable outputs
H	H	D_n	D_n	Z	

- H = High voltage level
- h = High voltage level one set-up time prior to the High-to-Low E transition
- L = Low voltage level
- l = Low voltage level one set-up time prior to the High-to-Low E transition
- NC = No change
- X = Don't care
- Z = High impedance "off" state
- ↓ = High-to-Low E transition

FUNCTION TABLE, 74F534

INPUTS			INTERNAL REGISTER	OUTPUTS	OPERATING MODE
\overline{OE}	CP	D_n		$\overline{Q}_0 - \overline{Q}_7$	
L	↑	l	L	H	Load and read register
L	↑	h	H	L	
L	‡	X	NC	NC	Hold
H	↑	X	NC	Z	Disable outputs
H	↑	D_n	D_n	Z	

- H = High voltage level
- h = High voltage level one set-up time prior to the Low-to-High clock transition
- L = Low voltage level
- l = Low voltage level one set-up time prior to the Low-to-High clock transition
- NC = No change
- X = Don't care
- Z = High impedance "off" state
- ↑ = Low-to-High clock transition
- ‡ = Not a Low-to-High clock transition

Latch/Flip-Flop

FAST 74F533, 74F534

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	-0.5 to +7.0	V
V_{IN}	Input voltage	-0.5 to +7.0	V
I_{IN}	Input current	-30 to +5	mA
V_{OUT}	Voltage applied to output in High output state	-0.5 to + V_{CC}	V
I_{OUT}	Current applied to output in Low output state	48	mA
T_A	Operating free-air temperature range	0 to +70	°C
T_{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-3	mA
I_{OL}	Low-level output current			24	mA
T_A	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT	
			Min	Typ ²	Max		
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = \text{MAX}$ $V_{IH} = \text{MIN}, I_{OH} = \text{MAX}$	$\pm 10\%V_{CC}$	2.4		V	
			$\pm 5\%V_{CC}$	2.7	3.3	V	
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = \text{MAX}$ $V_{IH} = \text{MIN}, I_{OL} = \text{MAX}$	$\pm 10\%V_{CC}$		0.35	0.50	V
			$\pm 5\%V_{CC}$		0.35	0.50	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = I_{IK}$		-0.73	-1.2	V	
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7.0\text{V}$			100	μA	
I_{IH}	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$			20	μA	
I_{IL}	Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$			-0.6	mA	
I_{OZH}	Off-state output current, High-level voltage applied	$V_{CC} = \text{MAX}, V_O = 2.7\text{V}$			50	μA	
I_{OZL}	Off-state output current, Low-level voltage applied	$V_{CC} = \text{MAX}, V_O = 0.5\text{V}$			-50	μA	
I_{OS}	Short circuit output current ³	$V_{CC} = \text{MAX}$		-60	-150	mA	
I_{CC}	Supply current (total)	74F533	$V_{CC} = \text{MAX}$	$\overline{OE}=4.5\text{V}, D_n=E=\text{GND}$	41	61	mA
		74F534			$\overline{OE}=4.5\text{V}, D_n=\text{GND}$	51	86

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Latch/Flip-Flop

FAST 74F533, 74F534

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			
			Min	Typ	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation delay D_n to \overline{Q}_n	Waveform 2	4.0	6.0	8.5	4.0	9.5	ns	
t_{PLH} t_{PHL}	Propagation delay E to \overline{Q}_n		3.0	4.5	7.0	3.0	8.0		
t_{PZH} t_{PZL}	Output Enable time to High or Low level	Waveform 6	2.0	4.5	7.0	2.0	8.0	ns	
t_{PHZ} t_{PLZ}	Output Disable time to High or Low level	Waveform 7	2.0	5.0	7.0	2.0	8.0	ns	
t_{PHZ} t_{PLZ}	Output Disable time to High or Low level	Waveform 6	2.0	3.5	6.0	2.0	7.0	ns	
t_{PHZ} t_{PLZ}	Output Disable time to High or Low level	Waveform 7	2.0	3.0	5.5	2.0	6.5	ns	
f_{MAX}	Maximum Clock frequency	Waveform 1	150	165		135		MHz	
t_{PLH} t_{PHL}	Propagation delay CP to \overline{Q}_n	Waveform 1	3.0	4.5	7.0	2.5	7.5	ns	
t_{PLH} t_{PHL}	Propagation delay CP to \overline{Q}_n		3.0	4.5	7.0	2.5	7.5		
t_{PZH} t_{PZL}	Output Enable time to High or Low level	Waveform 6	2.0	4.5	7.5	2.0	8.5	ns	
t_{PZH} t_{PZL}	Output Enable time to High or Low level	Waveform 7	2.0	5.0	7.5	2.0	8.5	ns	
t_{PHZ} t_{PLZ}	Output Disable time to High or Low level	Waveform 6	2.0	3.5	6.5	2.0	7.5	ns	
t_{PHZ} t_{PLZ}	Output Disable time to High or Low level	Waveform 7	2.0	3.5	5.5	2.0	6.5	ns	


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			
			Min	Typ	Max	Min	Max		
$t_s(H)$ $t_s(L)$	Set-up time D_n to E	Waveform 4	1.5			1.5		ns	
$t_h(H)$ $t_h(L)$	Hold time D_n to E		0			0			
$t_w(H)$	E Pulse width, High	Waveform 3	2.5			2.5		ns	
$t_w(H)$	E Pulse width, High	Waveform 3	3.0			3.0		ns	
$t_s(H)$ $t_s(L)$	Set-up time D_n to CP	Waveform 5	2.0			2.5		ns	
$t_s(H)$ $t_s(L)$	Set-up time D_n to CP		2.0			2.5			
$t_h(H)$ $t_h(L)$	Hold time D_n to CP	Waveform 5	0			0		ns	
$t_h(H)$ $t_h(L)$	Hold time D_n to CP		0			0			
$t_w(H)$ $t_w(L)$	CP Pulse width, High or Low	Waveform 1	3.0			3.5		ns	
$t_w(H)$ $t_w(L)$	CP Pulse width, High or Low		3.5			4.0			

Latch/Flip-Flop

FAST 74F533, 74F534

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

