

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

D2684, DECEMBER 1982—REVISED SEPTEMBER 1987

- Operation from Very Slow Input Transitions
- Temperature-Compensated Threshold Levels
- High Noise Immunity
- Same Pinouts as 'HC00
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

Each circuit functions as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positive- and negative-going signals. It performs the Boolean function $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.


These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

The SN54HC132 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC132 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

**SN54HC132 . . . J PACKAGE
SN74HC132 . . . D OR N PACKAGE
(TOP VIEW)**




**SN54HC132 . . . FK PACKAGE
(TOP VIEW)**




NC—No internal connection

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

logic diagram, each gate (positive logic)



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


TEXAS INSTRUMENTS
 POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1982, Texas Instruments Incorporated

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

absolute maximum ratings over operating free-air temperature range†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND pins	± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	300 °C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D or N package	260 °C
Storage temperature range	-65 °C to 150 °C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54HC132			SN74HC132			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	2	5	6	2	5	6	V
V_{IH}	High-level input voltage	$V_{CC} = 2$ V	1.5		1.5		V	
		$V_{CC} = 4.5$ V	3.15		3.15			
		$V_{CC} = 6$ V	4.2		4.2			
V_{IL}	Low-level input voltage	$V_{CC} = 2$ V	0	0.3	0	0.3	V	
		$V_{CC} = 4.5$ V	0	0.9	0	0.9		
		$V_{CC} = 6$ V	0	1.2	0	1.2		
V_I	Input voltage	0	V_{CC}		0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		0	V_{CC}		V
T_A	Operating free-air temperature	-55	125		-40	85		°C

2

HC MOS Devices

SN54HC132, SN74HC132
QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25 °C			SN54HC132		SN74HC132		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	V _I = V _{IH} or V _{IL} . I _{OH} = -20 μA	2 V	1.9	1.998		1.9		1.9	V	
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
V _{OL}	V _I = V _{IH} or V _{IL} . I _{OL} = 20 μA	2 V		0.002	0.1		0.1	0.1	V	
		4.5 V		0.001	0.1		0.1	0.1		
		6 V		0.001	0.1		0.1	0.1		
V _{T+}		2 V	0.70	1.2	1.50	0.70	1.50	0.70	1.50	V
		4.5 V	1.55	2.5	3.15	1.55	3.15	1.55	3.15	
		6 V	2.10	3.3	4.20	2.10	4.20	2.10	4.20	
V _{T-}		2 V	0.30	0.6	1.00	0.30	1.00	0.30	1.00	V
		4.5 V	0.90	1.6	2.45	0.90	2.45	0.90	2.45	
		6 V	1.20	2.0	3.20	1.20	3.20	1.20	3.20	
V _{T+} - V _{T-}		2 V	0.20	0.6	1.20	0.20	1.20	0.20	1.20	V
		4.5 V	0.40	0.9	2.10	0.40	2.10	0.40	2.10	
		6 V	0.50	1.3	2.50	0.50	2.50	0.50	2.50	
I _I	V _I = V _{CC} or 0	6 V	±0.1 ±100			±1000		±1000		nA
I _{CC}	V _I = V _{CC} or 0. I _O = 0	6 V	2			40		20		μA
C _i		2 to 6 V	3 10			10		10		pF

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C_L = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25 °C			SN54HC132		SN74HC132		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	Y	2 V	60	120		186		156	ns	
			4.5 V		18	25		37			31
			6 V		14	21		32			27
t _t		Any	2 V		28	75		110		95	ns
			4.5 V		8	15		22		19	
			6 V		6	13		19		16	

C _{pd}	Power dissipation capacitance per gate	No load, T _A = 25 °C	20 pF typ
-----------------	--	---------------------------------	-----------

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

2
HCMS Devices

