

MC54/74HC643


## Octal 3-State Inverting and Noninverting Bus Transceiver High-Performance Silicon-Gate CMOS

The MC54/74HC643 is identical in pinout to the LS643. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS-TTL outputs.

The HC643 is a 3-state transceiver that is used for 2-way asynchronous communication between data buses. The device has an active-low Output Enable pin, which is used to place the I/O ports into high-impedance states. The Direction control determines whether data flows from A to B or from B to A.

The HC643 performs functions similar to those of the HC245 and the HC640.

- Output Drive Capability: 15 LS-TTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1  $\mu$ A
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 292 FETs or 73 Equivalent Gates




### ORDERING INFORMATION

|             |         |
|-------------|---------|
| MC74HCXXXN  | Plastic |
| MC54HCXXXJ  | Ceramic |
| MC74HCXXXDW | SOIC    |

$T_A = -55^\circ$  to  $125^\circ\text{C}$  for all packages.  
Dimensions in Chapter 7.

### LOGIC DIAGRAM



5

### PIN ASSIGNMENT

| DIRECTION | 1  | 20 | V <sub>CC</sub>  |
|-----------|----|----|------------------|
| A1        | 2  | 19 | OUTPUT<br>ENABLE |
| A2        | 3  | 18 | B1               |
| A3        | 4  | 17 | B2               |
| A4        | 5  | 16 | B3               |
| A5        | 6  | 15 | B4               |
| A6        | 7  | 14 | B5               |
| A7        | 8  | 13 | B6               |
| A8        | 9  | 12 | B7               |
| GND       | 10 | 11 | B8               |

### FUNCTION TABLE

| Control Inputs   |           | Operation   |
|------------------|-----------|---|
| Output<br>Enable | Direction |   |
| L                | L         | Data transmitted from Bus B to Bus A (not inverted) |
| L                | H         | Data transmitted from Bus A to Bus B (inverted)     |
| H                | X         | Buses Isolated (High-Impedance State)               |

X = don't care

## MAXIMUM RATINGS\*

| Symbol           | Parameter   | Value                         | Unit |
|------------------|---|-------------------------------|------|
| V <sub>CC</sub>  | DC Supply Voltage (Referenced to GND)   | -0.5 to +7.0                  | V    |
| V <sub>in</sub>  | DC Input Voltage (Referenced to GND), Pin 1 or 19   | -1.5 to V <sub>CC</sub> + 1.5 | V    |
| V <sub>I/O</sub> | DC I/O Voltage (Referenced to GND)  | -0.5 to V <sub>CC</sub> + 0.5 | V    |
| I <sub>in</sub>  | DC Input Current, per Pin   | ±20                           | mA   |
| I <sub>I/O</sub> | DC I/O Current, per Pin   | ±35                           | mA   |
| I <sub>CC</sub>  | DC Supply Current, V <sub>CC</sub> and GND Pins   | ±75                           | mA   |
| P <sub>D</sub>   | Power Dissipation in Still Air, Plastic or Ceramic DIP†<br>SOIC Package†                          | 750<br>500                    | mW   |
| T <sub>stg</sub> | Storage Temperature   | -65 to +150                   | °C   |
| T <sub>L</sub>   | Lead Temperature, 1 mm from Case for 10 Seconds<br>(Plastic DIP or SOIC Package)<br>(Ceramic DIP) | 260<br>300                    | °C   |

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4 subject listing on page 4-2.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than the maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range GND ≤(V<sub>in</sub> or V<sub>out</sub>)≤V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus. See Chapter 4 subject listing on page 4-2.

## RECOMMENDED OPERATING CONDITIONS

| Symbol                             | Parameter  | Min   | Max             | Unit               |    |
|------------------------------------|--|---|-----------------|--------------------|----|
| V <sub>CC</sub>                    | DC Supply Voltage (Referenced to GND)                | 2.0   | 6.0             | V                  |    |
| V <sub>in</sub> , V <sub>out</sub> | DC Input Voltage, Output Voltage (Referenced to GND) | 0   | V <sub>CC</sub> | V                  |    |
| T <sub>A</sub>                     | Operating Temperature, All Package Types             | -55   | +125            | °C                 |    |
| t <sub>r</sub> , t <sub>f</sub>    | Input Rise and Fall Time<br>(Figure 1)               | V <sub>CC</sub> = 2.0 V<br>V <sub>CC</sub> = 4.5 V<br>V <sub>CC</sub> = 6.0 V | 0<br>0<br>0     | 1000<br>500<br>400 | ns |

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol          | Parameter                                      | Test Conditions   | V <sub>CC</sub><br>V | Guaranteed Limit   |                    |                    | Unit |
|-----------------|--|---|----------------------|--------------------|--------------------|--------------------|------|
|                 |  |   |                      | 25°C to<br>-55°C   | ≤85°C              | ≤125°C             |      |
| V <sub>IH</sub> | Minimum High-Level Input Voltage               | V <sub>out</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA  | 2.0<br>4.5<br>6.0    | 1.5<br>3.15<br>4.2 | 1.5<br>3.15<br>4.2 | 1.5<br>3.15<br>4.2 | V    |
| V <sub>IL</sub> | Maximum Low-Level Input Voltage                | V <sub>out</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA  | 2.0<br>4.5<br>6.0    | 0.3<br>0.9<br>1.2  | 0.3<br>0.9<br>1.2  | 0.3<br>0.9<br>1.2  | V    |
| V <sub>OH</sub> | Minimum High-Level Output Voltage              | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>out</sub>   ≤ 20 μA   | 2.0<br>4.5<br>6.0    | 1.9<br>4.4<br>5.9  | 1.9<br>4.4<br>5.9  | 1.9<br>4.4<br>5.9  | V    |
|                 |  | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 6.0 mA<br> I <sub>out</sub>   ≤ 7.8 mA                   | 4.5<br>6.0           | 3.98<br>5.48       | 3.84<br>5.34       | 3.70<br>5.20       |      |
| V <sub>OL</sub> | Maximum Low-Level Output Voltage               | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>out</sub>   ≤ 20 μA   | 2.0<br>4.5<br>6.0    | 0.1<br>0.1<br>0.1  | 0.1<br>0.1<br>0.1  | 0.1<br>0.1<br>0.1  | V    |
|                 |  | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 6.0 mA<br> I <sub>out</sub>   ≤ 7.8 mA                   | 4.5<br>6.0           | 0.26<br>0.26       | 0.33<br>0.33       | 0.40<br>0.40       |      |
| I <sub>in</sub> | Maximum Input Leakage Current                  | V <sub>in</sub> = V <sub>CC</sub> or GND, Pin 1 or 19   | 6.0                  | ±0.1               | ±1.0               | ±1.0               | μA   |
| I <sub>OZ</sub> | Maximum Three-State Leakage Current            | Output in High-Impedance State<br>V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub><br>V <sub>out</sub> = V <sub>CC</sub> or GND | 6.0                  | ±0.5               | ±5.0               | ±10.0              | μA   |
| I <sub>CC</sub> | Maximum Quiescent Supply Current (per Package) | V <sub>in</sub> = V <sub>CC</sub> or GND<br>I <sub>out</sub> = 0 μA   | 6.0                  | 8                  | 80                 | 160                | μA   |

NOTE: Information on typical parametric values can be found in Chapter 4 subject listing on page 4-2.

AC ELECTRICAL CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input  $t_r = t_f = 6 \text{ ns}$ )

| Symbol             | Parameter  | $V_{CC}$<br>V     | Guaranteed Limit                             |                         |                          | Unit |
|--------------------|--|-------------------|--|-------------------------|--------------------------|------|
|                    |  |                   | $25^\circ\text{C}$ to<br>$-55^\circ\text{C}$ | $\leq 85^\circ\text{C}$ | $\leq 125^\circ\text{C}$ |      |
| $t_{PLH}, t_{PHL}$ | Maximum Propagation Delay, A to B, B to A<br>(Figures 1 and 3)                       | 2.0<br>4.5<br>6.0 | 100<br>20<br>17                              | 125<br>25<br>21         | 150<br>30<br>26          | ns   |
| $t_{PLZ}, t_{PHZ}$ | Maximum Propagation Delay, Direction or Output Enable to A or B<br>(Figures 2 and 4) | 2.0<br>4.5<br>6.0 | 150<br>30<br>26                              | 190<br>38<br>33         | 225<br>45<br>38          | ns   |
| $t_{PZL}, t_{PZH}$ | Maximum Propagation Delay, Direction or Output Enable to A or B<br>(Figures 2 and 4) | 2.0<br>4.5<br>6.0 | 150<br>30<br>26                              | 190<br>38<br>33         | 225<br>45<br>38          | ns   |
| $t_{TLH}, t_{THL}$ | Maximum Output Transition Time, Any Output<br>(Figures 1 and 3)                      | 2.0<br>4.5<br>6.0 | 60<br>12<br>10                               | 75<br>15<br>13          | 90<br>18<br>15           | ns   |
| $C_{in}$           | Maximum Input Capacitance, Pin 1 or 19   | —                 | 10   | 10                      | 10                       | pF   |
| $C_{out}$          | Maximum Three-State I/O Capacitance (Output in High-Impedance State)                 | —                 | 15   | 15                      | 15                       | pF   |

## NOTES:

- For propagation delays with loads other than 50 pF, see Chapter 4 subject listing on page 4-2.
- Information on typical parametric values can be found in Chapter 4.

|     |  |   |    |
|-----|--|---|----|
| CPD | Power Dissipation Capacitance (Per Transceiver Channel)<br>Used to determine the no-load dynamic power consumption:<br>$P_D = CPD V_{CC}^2 f + I_{CC} V_{CC}$<br>For load considerations, see Chapter 4 subject listing on page 4-2. | Typical @ $25^\circ\text{C}$ , $V_{CC} = 5.0 \text{ V}$ | pF |
|     |  | 40  |    |

## SWITCHING WAVEFORMS




Figure 1






Figure 2



\*Includes all probe and jig capacitance.

Figure 3. Test Circuit




\*Includes all probe and jig capacitance.

Figure 4. Test Circuit

# MC54/74HC643

## EXPANDED LOGIC DIAGRAM



5