"Your Best Defense Against Obsolescence"

OBJECTIVE SPECIFICATIONS

Features


- Designed specifically for high-speed memory decoders and data transmission systems
- Incorporates 3 enable inputs to simplify cascading and/or data reception
- Function, pin-out, speed and drive compatability with 54/74ALS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs: $I_{oL} = 8 \text{ mA } @ V_{oL} = 0.5V$
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industial and military temperature ranges:

74AHCT: -40°C to +85°C 54AHCT: -55°C to +125°C

Function Table

Enable Inputs			Select Inputs		Outputs							
G1	<u>G</u> 2•	C	В	A	YO	YI	Y2	Y3	Y4	Y5	Y6	<i>Y</i> 7
X	H	x	X	X	H	H	Н	Н	H	H	H	
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	H	H	H	L	H	H	H	H
H	L	H	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	H	L	H	H
H	L	H	H	L	H	H	H	H	H	\boldsymbol{H}	L	H
H	L	H	H	H	H	H	H	H	H	H	H	L

 ${}^{\bullet}\overline{G2} = \overline{G2A} + \overline{G2B}$ Pin Configuration



3-Line to 8-Line Decoders/Multiplexers

Description


These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast-enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary select inputs and the three enable inputs select one of eight input lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

Fabrication using ISI proprietary ICE-MOS process, these devices provide speeds and drive capability equivalent to their ALSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to $V_{\rm cc}$ and ground.

Logic Diagram



46721 Fremont Blvd. • Fremont, California 94538 • Telephone: (510) 226-7000 • Fax: (510) 226-1564



"Your Best Defense Against Obsolescence"

Absolute Maximum Ratings*

Supply Voltage Range, V _{cc} 0.5V to 7V
DC Input Diode Current, I
$(V_1 < -0.5V \text{ or } V_1 > V_{cc} + 0.5V) \pm 20 \text{ mA}$
DC Output Diode Current, Iox
$(V_o < 0.5V \text{ or } V_o > V_{cc} + 0.5V)$ ±20 mA
Continuous Output Current Per Pin, Io
$(-0.5V < V_o < V_{cc} + 0.5V)$ ±35 mA
Continuous Current Through
V _{cc} or GND pins±125 mA
Storage Temperature Range, T _{STG} 65°C to +150°C
Power Dissipation Per Package, Pp500 mW

*Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

• Power Dissipation temperature derating: Plastic Package (N): -12mW/°C from 65°C to 85°C Ceramic Package (J): -12mW/°C from 100°C to 125°C

Recommended Operating Conditions

Operating Temperature

Range 74AHCT: -40°C to +85°C 54AHCT: -55°C to +125°C

*Unused inputs must always to tied to an appropriate logic voltage level (either V_{cc} or GND)

DC Electrical Characteristics ($V_{cc} = 5V \pm 10\%$ Unless Otherwise Specified)

Sym	Parameter	Test Conditions	$T_A = Typ$	= 25°C	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ Guaranteed				
V_{IH}	Minimum High-Level Input Voltage			2.0	2.0	2.0	v		
V _{IL}	Maximum Low-Level Input Voltage			0.8	0.8	0.8	V		
V _{OH}	Minimum High-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_O = -20 \mu A$ $I_O = -4 \text{ mA}$	V _{cc} 4.2	V _{cc} - 0.1	V _{cc} - 0.1 3.84	V _{cc} - 0.1 3.7	V		
V _{OL}	Maximum Low-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_O = 20 \mu A$ $I_O = 4 \text{ mA}$ $I_O = 8 \text{ mA}$	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4	v		
I _{IN}	Maximum Input Current	$V_{lN} = V_{CC} \text{ or } GND$		±0.1	±1.0	±1.0	μA		
I _{cc}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC} \text{ or GND}$ $I_{OUT} = 0 \mu A$		8.0	80.0	160.0	μА		

"Your Best Defense Against Obsolescence"

AC Electrical Characteristics (Input t_r , $t_f \le 2$ ns), AHCT138

Sym	Parameter	Conditions •	$T_A = 25^{\circ}C$ $VCC - 5.0V$ Typ	$74AHCT$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 5.0V \pm 10\%$ $Guaranteed$	$54AHCT$ $T_A = -55_{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V \pm 10\%$ Limits	Unit
$\frac{t_{PLH}}{t_{PHL}}$	Maximum Propagation Delay, A, B, C to any Y		12 12	20 20	24	ns
t _{PLH}	Maximum Propagation Delay, G1 to any Y	$C_L = 50 pF$	10	17	20	ns
t _{PLH}	Maximum Propagation Delay, G2A or G2B to any Y		10	17 17	20	
t _{PHL}			10	17	20	ns
C _{IN}	Maximum Input Capacitance		5			pF
CPD	Power Dissipation Capacitance*		50			рF

^{*} C_{PD} determines the no-load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ •For AC switching test circuits and timing waveforms see section 2.