



MOTOROLA

Octal Buffer With Active Low Enable 3-State Inverted Outputs

ELECTRICALLY TESTED PER:
MIL-M-38510/33201

The F240 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter/receiver which provides improved PC board density.

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Register
- Outputs Sink 64 mA
- 15 mA Source Current
- Input Clamp Diodes Limit High Speed Termination Effects

Military 54F240




AVAILABLE AS:


- 1) JAN: JM38510/33201BXA
2) SMD: N/A
3) 883: 54F240/BXAJC

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: R
CERFLAT: S
LCC: 2

THE LETTER "M" APPEARS
BEFORE THE / ON LCC.



WAVEFORMS



PIN ASSIGNMENTS			
FUNCT.	DIL	FLATS	LCC
	732-03	737-02	756A-02
OE ₁	1	1	1
1A1	2	2	2
4Y ₂	3	3	3
2A1	4	4	4
3Y ₂	5	5	5
3A1	6	6	6
2Y ₂	7	7	7
4A1	8	8	8
1Y ₂	9	9	9
GND	10	10	10
1A2	11	11	11
4Y ₁	12	12	12
2A2	13	13	13
3Y ₁	14	14	14
3A2	15	15	15
2Y ₁	16	16	16
4A2	17	17	17
1Y ₁	18	18	18
OE ₂	19	19	19
V _{CC}	20	20	20

BURN-IN CONDITIONS:
V_{CC} = 5.0 V MIN/6.0 V MAX

TRUTH TABLE

Inputs		Output
OE ₁ , OE ₂	D	
L	L	H
L	H	L
H	X	Z


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = HIGH Impedance

AC TEST CIRCUIT



Test Type	S_1
t_{PLH}	open
t_{PHL}	open
t_{PHZ}	open
t_{PZH}	open
t_{PLZ}	closed
t_{PZL}	closed

REFERENCE NOTES ON PAGE 4-105

4

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)		
		+ 25°C		+ 125°C		- 55°C					
		Subgroup 1		Subgroup 2		Subgroup 3					
		Min	Max	Min	Max	Min	Max				
V_{OH}	Logical "1" Output Voltage	2.4		2.4		2.4		V	$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -3.0 \text{ mA}$, $V_{IL} = 0.8 \text{ V}$ (all inputs).		
V_{OL}	Logical "0" Output Voltage		0.55		0.55		0.55	V	$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 48 \text{ mA}$, $V_{IL} = 0.8 \text{ V}$, $V_{IH} = 2.0 \text{ V}$.		
V_{IC}	Input Clamping Voltage		-1.2					V	$V_{CC} = 4.5 \text{ V}$, $I_{IN} = -18 \text{ mA}$, other inputs are open.		
I_{IH}	Logical "1" Input Current		20		20		20	μA	$V_{CC} = 5.5 \text{ V}$, $V_{IH} = 2.7 \text{ V}$, other inputs are open.		
I_{IHH}	Logical "1" Input Current		100		100		100	μA	$V_{CC} = 5.5 \text{ V}$, $V_{IHH} = 7.0 \text{ V}$, other inputs are open.		
I_{OD}	Diode Current	65		65		65		mA	$V_{CC} = 4.5 \text{ V}$, $V_{IN} = \text{GND}$, other input = 5.5 V, $V_{OUT} = 2.5 \text{ V}$.		
I_{IL}	Logical "0" Input Current	-0.03	-1.0	-0.03	-1.0	-0.03	-1.0	mA	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0.5 \text{ V}$, other inputs are open.		
I_{OS}	Output Short Circuit Current	-100	-325	-100	-325	-100	-325	mA	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0 \text{ V}$ (all inputs).		
I_{IOZH}	Output Off Current High		50		50		50	μA	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 2.0 \text{ V}$, other input = 4.5 V, $V_{OUT} = 2.4 \text{ V}$.		
I_{IOZL}	Output Off Current Low		-50		-50		-50	μA	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 2.0 \text{ V}$, other input = 0 V, $V_{OUT} = 0.5 \text{ V}$.		
I_{CCH}	Power Supply Current		35		35		35	mA	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0 \text{ V}$ (all inputs).		
I_{CCL}	Power Supply Current		75		75		75	mA	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 4.5 \text{ V}$, other input = 0 V.		
I_{CCZ}	Power Supply Current Off		75		75		75	mA	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 4.5 \text{ V}$, $OE_2 = 4.5 \text{ V}$, other input is open.		
V_{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	$V_{CC} = 4.5 \text{ V}$.		
V_{IL}	Logical "0" Input Voltage		0.8		0.8		0.8	V	$V_{CC} = 4.5 \text{ V}$.		

Symbol	Parameter	Limits				Unit	Test Condition (Unless Otherwise Specified)
	Functional Tests	+ 25°C	+ 125°C	- 55°C			per Truth Table with $V_{CC} =$ (See Note 6), $V_{INL} = 0.55$ V, $V_{INH} = 2.4$ V.
		Subgroup 7	Subgroup 8A	Subgroup 8B			

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)		
	Switching Parameters:	+ 25°C		+ 125°C		- 55°C					
		Subgroup 9		Subgroup 10		Subgroup 11					
		Min	Max	Min	Max	Min	Max				
IPLH1	Propagation Delay /Data-Output Output High-Low	1.0	4.7	1.0	6.0	1.0	6.0	ns	$V_{CC} =$ (See Note 6), $C_L = 50$ pF, $R_1 = R_2 = 500$ Ω		
IPLH1	Propagation Delay /Data-Output Output Low-High	1.0	7.0	1.0	9.0	1.0	9.0	ns	$V_{CC} =$ (See Note 6), $C_L = 50$ pF, $R_1 = R_2 = 500$ Ω		
IPLZ1	Propagation Delay /Data-Output Output Low-High	2.0	10	2.0	12.5	2.0	12.5	ns	$V_{CC} =$ (See Note 6), $C_L = 50$ pF, $R_1 = R_2 = 500$ Ω		
IPHZ1	Propagation Delay /Data-Output Output High-Low	2.0	6.0	2.0	6.5	2.0	6.5	ns	$V_{CC} =$ (See Note 6), $C_L = 50$ pF, $R_1 = R_2 = 500$ Ω		
IPZL1	Propagation Delay /Data-Output Output Low-High	2.0	9.0	2.0	10.5	2.0	10.5	ns	$V_{CC} =$ (See Note 6), $C_L = 50$ pF, $R_1 = R_2 = 500$ Ω		
IPZH1	Propagation Delay /Data-Output Output High-Low	2.0	6.0	2.0	6.5	2.0	6.5	ns	$V_{CC} =$ (See Note 6), $C_L = 50$ pF, $R_1 = R_2 = 500$ Ω		

NOTES:

1. Pulse generator has the following characteristics: $t_r = t_f \leq 2.5$ ns, PRR ≤ 1.0 MHz and $Z_{OUT} = 50$ Ω.
2. Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).
3. $C_L = 50$ pF $\pm 10\%$ including scope probe, wiring and stray capacitance, without package in test fixture.
4. Voltage measurements are to be made with respect to network ground terminal.
5. $R_1 = R_2 = 500$ Ω $\pm 5.0\%$.
6. Perform functional tests at $V_{CC} = 4.5$ V (**repeat at**) $V_{CC} = 5.0$ V, and $V_{CC} = 5.5$ V (Motorola imposed).