

# HS-C<sup>2</sup>MOS™ INTEGRATED CIRCUITS

041947



## PRELIMINARY DATA

### DUAL J-K FLIP FLOP WITH PRESET AND CLEAR AND CLEAR

#### DESCRIPTION

The M54/74HC112 is the high speed CMOS DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR fabricated in silicon gate C<sup>2</sup>MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. The M54HC112/M74HC112 dual JK flip-flop features individual J, K clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the truth table. Input data is transferred to the input on the negative going edge of the clock pulse. All inputs are equipped with protection circuits against static discharge or transient excess voltage.



**B1** Plastic Package      **F1** Ceramic Package      **C1** Chip Carrier

ORDERING NUMBERS: M54HC112 F1  
M74HC112 B1  
M74HC112 F1  
M74HC112 C1

#### FEATURES


- High Speed  
 $f_{MAX} = 59 \text{ MHz (Typ.) at } V_{CC} = 5V$
- Low Power Dissipation  
 $I_{CC} = 2 \mu A \text{ (Max.) at } T_A = 25^\circ C$
- High Noise Immunity  
 $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (Min.)}$
- Output Drive Capability  
10 LSTTL Loads
- Symmetrical Output Impedance  
 $|I_{OH}| = I_{OL} = 4 \text{ mA (Min.)}$
- Balanced Propagation Delays  
 $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range  
 $V_{CC} \text{ (opr)} = 2V \text{ to } 6V$
- Pin and Function compatible with 54/74LS112

#### TRUTH TABLE

INPUTS			OUTPUT			
PRESET	CLEAR	CLOCK	J	K	Q	$\bar{Q}$
L	H	•	•	•	H	L
H	L	•	•	•	L	H
L	L	•	•	•	H	H
H	H	$\downarrow$	L	L	NO CHANGE	
H	H	$\downarrow$	H	L	H	L
H	H	$\downarrow$	L	H	L	H
H	H	$\downarrow$	H	H	TOGGLE	
H	H	$\uparrow$	•	•	NO CHANGE	


•: Don't Care       $\downarrow$ : Transition from Low to High Level  
 $\uparrow$ : Transition from High to Low Level

#### PIN CONNECTIONS (top view)



Dual in Line

#### CHIP CARRIER




NC = No Internal Connection



# M54HC112 M74HC112

## LOGIC DIAGRAM (1/2 Package)



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	-0.5 to 7	V
$V_I$	DC Input Voltage	-0.5 to $V_{CC} + 0.5$	V
$V_O$	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
$I_{IK}$	DC Input Diode Current	$\pm 20$	mA
$I_{OK}$	DC Output Diode Current	$\pm 20$	mA
$I_O$	DC Output Source Sink Current Per Output Pin	$\pm 25$	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or Ground Current	$\pm 50$	mA
$P_D$	Power Dissipation	500 (*)	mW
$T_{stg}$	Storage Temperature	-65 to 150	$^{\circ}C$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

(\*) 500 mW:  $\cong 65^{\circ}C$  derate to 300 mW by 10 mW/ $^{\circ}C$ :  $65^{\circ}C$  to  $85^{\circ}C$ .

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limit	Unit
$V_{CC}$	Supply Voltage	2 to 6	V
$V_I$	Input Voltage	0 to $V_{CC}$	V
$V_O$	Output Voltage	0 to $V_{CC}$	V
$T_A$	Operating Temperature 74HC Series 54HC Series	-40 to 85 -55 to 125	$^{\circ}C$
$t_r, t_f$	Input Rise and Fall Time	$V_{CC} \begin{cases} 2 \text{ V} & 0 \text{ to } 1000 \\ 4.5 \text{ V} & 0 \text{ to } 500 \\ 6 \text{ V} & 0 \text{ to } 400 \end{cases}$	ns



### DC SPECIFICATIONS

Symbol	Parameter	V <sub>CC</sub>	Test Condition		T <sub>A</sub> = 25°C			-40 to 85°C		-55 to 125°C		Unit
					54HC and 74HC			74HC		54HC		
					Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V <sub>IH</sub>	High Level Input Voltage	2.0 4.5 6.0			1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
V <sub>IL</sub>	Low Level Input Voltage	2.0 4.5 6.0			— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
V <sub>OH</sub>	High Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V <sub>I</sub>	I <sub>O</sub>	1.9	2.0	—	1.9	—	1.9	—	V
			V <sub>IH</sub>	-20 μA	4.4	4.5	—	4.4	—	4.4	—	
			V <sub>IH</sub> or V <sub>IL</sub>	-4.0 mA	5.9	6.0	—	5.9	—	5.9	—	
			V <sub>IL</sub>	5.2 mA	4.18	4.31	—	4.13	—	4.10	—	
V <sub>OL</sub>	Low Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V <sub>IH</sub> or V <sub>IL</sub>	20 μA	—	0	0.1	—	0.1	—	0.1	V
			V <sub>IH</sub> or V <sub>IL</sub>	4.0 mA	—	0	0.1	—	0.1	—	0.1	
			V <sub>IH</sub> or V <sub>IL</sub>	5.2 mA	—	0.17	0.26	—	0.33	—	0.40	
			V <sub>IH</sub> or V <sub>IL</sub>	5.2 mA	—	0.18	0.26	—	0.33	—	0.40	
I <sub>I</sub>	Input Leakage Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND		—	—	±0.1	—	±1	—	±1	μA
I <sub>CC</sub>	Quiescent Supply Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND		—	—	2	—	20	—	40	μA

### AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, C<sub>L</sub> = 15pF, Input t<sub>r</sub> = t<sub>f</sub> = 6ns)

Symbol	Parameter	54HC and 74HC			Unit
		MIN.	TYP.	MAX.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time		4	8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time CLOCK - Q, $\bar{Q}$		14	23	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time CLEAR - Q, $\bar{Q}$		18	29	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time PRESET - Q, $\bar{Q}$		18	29	ns
f <sub>MAX</sub>	Maximum Clock Frequency	40	70		MHz
t <sub>W(H)</sub> t <sub>W(L)</sub>	Minimum Pulse Width (CLOCK)		8	15	ns
t <sub>W(L)</sub>	Minimum Pulse Width (CLEAR-PRESET)		8	15	ns
t <sub>s</sub>	Minimum Set-up Time (J, K)		8	15	ns
t <sub>h</sub>	Minimum Hold Time (J, K)		—	0	ns
t <sub>REM</sub>	Minimum Removal Time (CLEAR, PRESET)		10	20	ns



### AC ELECTRICAL CHARACTERISTICS ( $C_L = 50\text{pF}$ , Input $t_r = t_f = 6\text{ns}$ )

Symbol	Parameter	$V_{CC}$	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
$t_{TLH}$ $t_{THL}$	Output Transition Time	2.0		—	22	75	—	90			ns
		4.5		8	15	—	18				
		6.0		7	13	—	16				
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time CLOCK-Q, $\bar{Q}$	2.0		—	73	135	—	165			ns
		4.5		17	27	—	33				
		6.0		15	23	—	28				
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time CLEAR-Q, $\bar{Q}$	2.0		—	90	165	—	200			ns
		4.5		21	33	—	40				
		6.0		17	28	—	34				
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time PRESET-Q, $\bar{Q}$	2.0		—	90	165	—	200			ns
		4.5		21	33	—	40				
		6.0		17	28	—	34				
$f_{MAX}$	Maximum Clock Frequency	2.0		7	11	—	5	—			MHz
		4.5		35	59	—	29	—			
		6.0		41	69	—	34	—			
$t_{W(H)}$ $t_{W(L)}$	Minimum Pulse Width-CLOCK	2.0		—	35	75	—	90			ns
		4.5		8	15	—	18				
		6.0		7	13	—	16				
$t_{W(L)}$	Minimum Pulse Width CLEAR - PRESET	2.0		—	30	75	—	90			ns
		4.5		8	15	—	18				
		6.0		7	13	—	16				
$t_s$	Minimum Set-up Time J, K	2.0		—	40	75	—	90			ns
		4.5		8	15	—	18				
		6.0		7	13	—	16				
$t_h$	Minimum Hold Time J, K	2.0		—	—	0	—	0			ns
		4.5		—	0	—	0				
		6.0		—	0	—	0				
$t_{REM}$	Minimum Removal Time CLEAR, PRESET	2.0		—	50	100	—	120			ns
		4.5		10	20	—	24				
		6.0		9	17	—	21				
$C_{IN}$	Input Capacitance			—	5	10	—	10			pF
$C_{PD} (*)$	Power Dissipation Capacitance				54						pF

Note (\*)  $C_{PD}$  is defined as the value the IC's of internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the following equation.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \text{ (for 1 Flip/Flop).}$$