EPIC™ (Enhanced-Performance Implanted CMOS) Process


- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC}, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2 V at V_{CC}, T_A = 25°C
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description


The 'LV161A devices are 4-bit synchronous binary counters designed for 2-V to 5.5-V $V_{\rm CC}$ operation.

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that normally are associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

SN54LV161A . . . J OR W PACKAGE SN74LV161A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN54LV161A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

These counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function for the 'LV161A devices is asynchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, load (LOAD), or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO). Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15 with Q_A high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




description (continued)

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\text{LOAD}}$) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

The SN54LV161A is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74LV161A is characterized for operation from -40° C to 85°C.


logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.




logic diagram (positive logic)




[†] For simplicity, routing of complementary signals \overline{LD} and \overline{CK} is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

logic symbol, each D/T flip-flop



logic diagram, each D/T flip-flop (positive logic)




 $\ensuremath{^{\dagger}}$ The origins of $\overline{\text{LD}}$ and $\overline{\text{CK}}$ are shown in the logic diagram of the overall device.

typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (asynchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, V _O (see Notes 1 and 2)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ } < 0)$		
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	- 	±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ _{JA} (see Note 3):	: D package	113°C/W
	DB package	131°C/W
	DGV package	180°C/W
	NS package	111°C/W
	PW package	149°C/W
Storage temperature range, T _{stg}	· · · · · · · · · · · · · · · · · · ·	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 7 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LV	/161A	SN74L	/161A	TIMIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	٧
		V _{CC} = 2 V	1.5		1.5		
V	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} × 0.7		$V_{CC} \times 0.7$		v
V_{IH}	nigit-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V _{CC} × 0.7		$V_{CC} \times 0.7$		v
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} × 0.7		$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V	CC×0.3	٧	CC×0.3	v
VIL.	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V	CC×0.3	٧	CC×0.3	v
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V	CC×0.3	V	CC×0.3	
VI	Input voltage		0	5.5	0	5.5	٧
٧o	Output voltage		0	Vcc	0	VCC	٧
		V _{CC} = 2 V		– 50		– 50	μΑ
lau	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		-2	
ЮН	riigii-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		- 6		4	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		V _{CC} = 2 V		50		50	μΑ
lai	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	200	0	200	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	0	100	0	100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	20	0	20	
TA	Operating free-air temperature		- 55	125	-4 0	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T .,	SN54LV161A	SN74LV161A	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN TYP MAX	MIN TYP MAX	UNII
	IOH = -50 μA	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
Vou	I _{OH} = -2 mA	2.3 V	2	2	v
VOH	I _{OH} = -6 mA	3 V	2.48	2.48	· '
	I _{OH} = -12 mA	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	0.1	0.1	
V	I _{OL} = 2 mA	2.3 V	0.4	0.4	v I
V _{OL}	I _{OL} = 6 mA	3 V	0.44	0.44	· '
	I _{OL} = 12 mA	4.5 V	0.55	0.55	
lį	V _I = V _{CC} or GND	5.5 V	±1	±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	20	μΑ
loff	$V_{ }$ or $V_{ } = 0$ to 5.5 V	0 V	5	5	μΑ
C:	V. Von er GND	3.3 V			pF
C _i	V _I = V _{CC} or GND	5 V			þг

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			T _A =	25°C	SN54L	V161A	SN74L	/161A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		CLK high or low							ne
t _w	ruise dui attori	CLR low							ns
		CLR							
١.	Catan time a bafana OLKA	Data (A, B, C, and D)							no
l 'su	t _{su} Setup time before CLK↑	ENP, ENT							ns
		LOAD low							
t _h	Hold time, all synchronous inputs after CLK↑								ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54L	V161A	SN74L	V161A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{w.} Pulse duration		CLK high or low							
t _w	Fulse duration	CLR low							ns
		CLR							
	0	Data (A, B, C, and D)							20
^l su	t _{su} Setup time before CLK↑	ENP, ENT							ns
		LOAD low							
th	Hold time, all synchronous inputs after CLK↑							·	ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A =	25°C	SN54L	V161A	SN74L	/161A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLK high or low							nc
t _w	ruise dui alion	CLR low							ns
		CLR							
١.	0 + 1	Data (A, B, C, and D)							no
t _{su}	Setup time before CLK↑	ENP, ENT							ns
		LOAD low							
th	Hold time, all synchronous inputs after CLK↑								ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	4 = 25°C	;	SN54L	V161A	SN74L	/161A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C _L = 15 pF*								MHz
fmax			C _L = 50 pF								IVITIZ
tPLH*	CLK	Q									
t _{PHL} *	CLK	ų ,									
^t PLH*	CLK	RCO									
tPHL*	CLK	(count mode)									
^t PLH*	CLK	RCO	C _L = 15 pF								ns
t _{PHL} *	OER	(preset mode)	OL = 13 pi								115
^t PLH*	ENT	RCO									
t _{PHL} *		nco									
*n *	CLR	Q									
^t PHL*	CLR	RCO									
^t PLH	CLK	_									
^t PHL	CLK	Q									
^t PLH	CLK	RCO									
^t PHL	OLIK	(count mode)									
^t PLH	CLK	RCO	C _L = 50 pF								
^t PHL	OLK	(preset mode)	CL = 50 pr								ns
^t PLH	ENT	RCO									
^t PHL	ENT	RCO									
*n	CLR	Q									
^t PHL	CLN	RCO									

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	_Δ = 25°C	;	SN54L	V161A	SN74L	/161A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	וואט
· ·			C _L = 15 pF*								MHz
fmax			C _L = 50 pF								IVITIZ
tPLH*	CLK	Q									
tPHL*	CLK	ď									
tPLH*	CLK	RCO									
tPHL*	CLK	(count mode)									
tPLH*	CLK	RCO	C _L = 15 pF								ns
tPHL*	O LIK	(preset mode)									115
^t PLH*	ENT	RCO									
tPHL*	LIVI	NCO									
t _{PHL} *	CLR	Q									
YHL	OLK	RCO									
t _{PLH}	CLK	Q									
t _{PHL}	CLK	ď									
^t PLH	CLK	RCO									
^t PHL	OLIC	(count mode)									
^t PLH	CLK	RCO	C _L = 50 pF								ns
^t PHL	OLIX	(preset mode)	CL = 50 pr								115
^t PLH	ENT	RCO									
t _{PHL}		NCO									
ļ ,	CLR	Q									
^t PHL	CLN	RCO									

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 $V \pm 0.5 V$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	Վ = 25° C	;	SN54L	V161A	SN74L	/161A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C _L = 15 pF*								MHz
fmax			C _L = 50 pF								1011 12
^t PLH*	CLK	Q									
^t PHL*	CLK	ď									
^t PLH*	CLK	RCO									
t _{PHL} *	CLK	(count mode)									
tPLH*	CLK	RCO	C _L = 15 pF								20
tPHL*	OLIC	(preset mode)	CL = 15 pr								ns
^t PLH*	CNT	RCO									
^t PHL*	ENT	RCO									
* *	CLR	Q									
^t PHL*	CLR	RCO									
t _{PLH}	OL K										
^t PHL	CLK	Q									
^t PLH	CLK	RCO									
^t PHL	OLK	(count mode)									
^t PLH	CLK	RCO	C. F0 - F								
^t PHL	OLK	(preset mode)	C _L = 50 pF								ns
^t PLH	ENT	DCO									
^t PHL	ENT	RCO									
+	CLR	Q									
^t PHL	CLK	RCO									

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	SN	UNIT		
	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}				٧
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}				V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}				V
V _{IH(D)}	High-level dynamic input voltage				٧
V _{IL(D)}	Low-level dynamic input voltage				٧


NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, T_A = 25°C

		TEST CONDITIONS	v _{CC}	TYP	UNIT
C .	Power dissipation capacitance	C _I = 50 pF, f = 10 MH	3.3 V		pF
□ Cpd	i ower dissipation capacitatice		5 V		ρı



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{O} = 50 \Omega$, $t_{r} \leq$ 3 ns. $t_{f} \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated