




Product Preview Quad D Flip-Flop

The MC74AC175/74ACT175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Asynchronous Common Reset
- True and Complement Output
- Outputs Source/Sink 24 mA
- 'ACT175 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

D₀-D₃ Data Inputs
 CP Clock Pulse Input
 MR Master Reset Input
 Q₀-Q₃ True Outputs
 Q̄₀-Q̄₃ Complement Outputs

TRUTH TABLE

Inputs		Outputs	
$(\alpha t_n, \overline{MR} = H)$		(αt_{n+1})	
D _n		Q _n	Q̄ _n
L		L	H
H		H	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 t_n = Bit Time before Clock Pulse
 t_{n+1} = Bit Time after Clock Pulse

**MC74AC175
MC74ACT175**


QUAD D FLIP-FLOP



**N SUFFIX
CASE 648-08
PLASTIC**



**D SUFFIX
CASE 751B-03
PLASTIC**




MC74AC175 • MC74ACT175

FUNCTIONAL DESCRIPTION

The MC74AC175/74ACT175 consists of four edge-triggered D flip-flops with individual D inputs and Q and \bar{Q} outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and \bar{Q} outputs to follow. A

LOW input on the Master Reset (\overline{MR}) will force all Q outputs LOW and \bar{Q} outputs HIGH independent of Clock or Data inputs. The MC74AC175/74ACT175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC175 • MC74ACT175

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
I_{CC}	Maximum Quiescent Supply Current	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V, T_A = \text{Worst Case}$
I_{CC}	Maximum Quiescent Supply Current	8.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V, T_A = 25^\circ C$
I_{CCT}	Maximum Additional I_{CC} /Input (ACT175)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V, T_A = \text{Worst Case}$

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V_{CC}^* (V)	74AC			74AC		Units	Fig. No.
			$T_A = +25^\circ C$ $C_L = 50 pF$			$T_A = -40^\circ C$ to $+85^\circ C$ $C_L = 50 pF$			
			Min	Typ	Max	Min	Max		
f_{max}	Maximum Clock Frequency	3.3 5.0		118 160				MHz	3-3
t_{PLH}	Propagation Delay CP to Q_n or \bar{Q}_n	3.3 5.0		9.5 7.0				ns	3-6
t_{PHL}	Propagation Delay CP to Q_n or \bar{Q}_n	3.3 5.0		8.5 6.0				ns	3-6
t_{PHL}	Propagation Delay MF to Q_n	3.3 5.0		7.5 5.5				ns	3-6
t_{PLH}	Propagation Delay MR to \bar{Q}_n	3.3 5.0		8.5 6.0				ns	3-6

*Voltage Range 3.3 is $3.3 V \pm 0.3 V$
Voltage Range 5.0 is $5.0 V \pm 0.5 V$

MC74AC175 • MC74ACT175

AC OPERATING REQUIREMENTS

Symbol	Parameter	V _{CC} * (V)	74AC		74AC		Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Typ	Guaranteed Minimum				
t _s	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	4.5 3.0				ns	3-9
t _h	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	0 0				ns	3-9
t _w	CP Pulse Width HIGH or LOW	3.3 5.0	5.5 4.0				ns	3-6
t _w	M _R Pulse Width, LOW	3.3 5.0	5.5 4.0				ns	3-6
t _{rec}	Recovery Time M _R to CP	3.3 5.0	0 0				ns	3-9

*Voltage Range 3.3 is 3.3 V ± 0.3 V
 *Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V _{CC} * (V)	74ACT			74ACT		Units	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	175	160		145		MHz	3-3
t _{PLH}	Propagation Delay CP to Q _n or \bar{Q}_n	5.0	1.0	6.0	10	1.0	11	ns	3-6
t _{PHL}	Propagation Delay CP to Q _n or \bar{Q}_n	5.0	1.0	7.0	11	1.0	12	ns	3-6
t _{PLH}	Propagation Delay M _R to Q _n	5.0	1.0	6.0	9.5	1.0	10.5	ns	3-6
t _{PHL}	Propagation Delay M _R to Q _n	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-6

*Voltage Range 5.0 is 5.0 V ± 0.5 V

5

MC74AC175 • MC74ACT175

AC OPERATING REQUIREMENTS

Symbol	Parameter	V _{CC} * (V)	74ACT		74ACT		Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Typ	Guaranteed Minimum				
t _s (H) (L)	Setup Time D ₁ to CP	5.0	3.0 3.0	2.0 2.5	2.0 2.5		ns	3-9
t _h	Hold-Time, HIGH or LOW D ₁ to CP	5.0	0	1.0	1.0		ns	3-9
t _w	CP Pulse Width HIGH or LOW	5.0	4.0	3.0	3.5		ns	3-6
t _w	M ₁ R Pulse Width, LOW	5.0	4.0	3.5	4.0		ns	3-6
t _{rec}	Recovery Time M ₁ R to CP	5.0	0	0	0		ns	3-9

*Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	45	pF	V _{CC} = 5.0 V