


54AC16473, 54ACT16473  
74AC16473, 74ACT16473  
**18-BIT LATCHED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**  
TI0249—D3572, JUNE 1990

- **Members of Texas Instruments Widebus™ Family**
- **Packaged in Shrink Small-Outline 300-mil Packages (SSOP) and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Pin Spacings**
- **Inputs are TTL- or CMOS-Voltage Compatible**
- **3-State Outputs Drive Bus Lines Directly**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process**
- **500-mA Typical Latch-Up Immunity at 125°C**

54AC16473, 54ACT16473 ... **WD PACKAGE**  
74AC16473, 74ACT16473 ... **DL PACKAGE**  
(TOP VIEW)



**description**

The 'AC16473 and 'ACT16473 are inverting 18-bit latched bus transceivers composed of two 9-bit sections with separate control signals. For either 9-bit transceiver section, data flow in the A-to-B mode is controlled by output enable ( $\overline{1OEAB}$  or  $\overline{2OEAB}$ ) and latch enable ( $\overline{1LEAB}$  or  $\overline{2LEAB}$ ) inputs. When  $\overline{1OEAB}$  (or  $\overline{2OEAB}$ ) is low, the corresponding B outputs are active (high or low logic levels). When  $\overline{1OEAB}$  (or  $\overline{2OEAB}$ ) is high, the corresponding B outputs are in the high-impedance state. The latches retain their prior states when  $\overline{1LEAB}$  (or  $\overline{2LEAB}$ ) is high and reflect the states of the corresponding A inputs when  $\overline{1LEAB}$  (or  $\overline{2LEAB}$ ) is low.

**FUNCTION TABLE, EACH SECTION<sup>1</sup>**

INPUTS		LATCH DATA	B OUTPUTS
LEAB	OEAB		
L	L	Current A Data	Inverse of Current A Data
H	L	Previous A Data	Inverse of Previous A Data
L	H	Current A Data	Z
H	H	Previous A Data	Z

<sup>1</sup> A-to-B data flow is shown. B-to-A data flow is controlled analogously by  $\overline{OEBA}$  and  $\overline{LEBA}$ .

**PRODUCT PREVIEW**

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1990, Texas Instruments Incorporated

**54AC16473, 54ACT16473**  
**74AC16473, 74ACT16473**  
**18-BIT LATCHED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

TI0249—D3572, JUNE 1990



Data flow from B to A is similar, but uses  $\overline{1OEBA}$  and/or  $\overline{2OEBA}$  and  $\overline{1LEBA}$  and/or  $\overline{2LEBA}$ .

The 74AC16473 and 74ACT16473 are packaged in TI's shrink small-outline package (SSOP) with 25-mil center-to-center pin spacings. This package provides twice the I/O pin count and functionality of a standard small-outline package in the same printed-circuit-board area.

The 'AC16473 has CMOS-compatible input thresholds. The 'ACT16473 has TTL-compatible input thresholds.

The 54AC16473 and 54ACT16473 are characterized over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74AC16473 and 74ACT16473 are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**logic diagram (positive logic)**



**PRODUCT PREVIEW**



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265