Signetics

| Document No. | 853-1391 |
|---------------|-----------------------|
| ECN No. | 98491 |
| Date of issue | January 8, 1990 |
| Status | Product Specification |

FEATURES

- Metastable immune Characteristics
- Propagation delay skew and output to output skew guaranteed less than 1.5ns
- High source current (I_{OH} = 15mA) ideal for clock driver applications
- · Pinout compatible with 74F74
- See 74F50728 for Synchronizing Cascaded D-Type Flip-Flop
- See 74F50729 for Synchronizing Dual D-Type Flip-Flop with Edge-Triggered Set and Reset
- See 74F50109 for Synchronizing Dual J-K Positive Edge-Triggered Filp-Flops


DESCRIPTION

The 74F5074 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also true and complementary outputs.

Set (\$\overline{S}_D\$) and Reset (\$\overline{F}_D\$) are asynchronous active-Low inputs and operate independently of the Clock (\$\overline{C}_D\$) input. Data must be stable just one setup time prior to the Low-to-High transition of the clock for guaranteed propagation delays.

Clock triggering occurs at a voltage level and

PIN CONFIGURATION



FAST 74F5074 Flip-Flop/ Clock Driver

Synchronizing Dual D-Type Filp-Flop With Metastable Immune Characteristics

| TYPE | TYPICAL f _{MAX} | TYPICAL SUPPLY CURRENT (TOTAL) |
|---------|--------------------------|--------------------------------|
| 74F5074 | 120 MHz | 20mA |

ORDERING INFORMATION

| PACKAGES | COMMERCIAL RANGE VCC = 5V±10%; TA = 0°C to +70°C | | | | | |
|--------------------|---|--|--|--|--|--|
| 14-Pin Plastic DIP | N74F5074N | | | | | |
| 14-Pin Plastic SO | N74F5074D | | | | | |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

| PINS | DESCRIPTION | 74F(U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|-------------------------------------|-----------------------------------|-----------------------|------------------------|
| D _o , D ₁ | Data inputs | 1.0/0.417 | 20μΑ/250μΑ |
| CP ₀ , CP ₁ | Clock inputs (active rising edge) | 1.0/0.033 | 20μΑ/20μΑ |
| \$ ₀₀ , \$ ₀₁ | Set inputs (active Low) | 1.0/0.033 | 20μΑ/20μΑ |
| R _{DO} , R _{DI} | Reset inputs (active Low) | 1.0/0.033 | 20μΑ/20μΑ |
| ۵٫, ۵٫, ۵٫, ۵٫ | Data outputs | 750/33 | 15mA/20mA |

NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D_{n} input may be changed without affecting the levels of the output.

The 74F5074 is designed so that the outputs can never display a metastable state due to setup and hold time violations. If setup and hold times are violated the propagation delays may be extended beyond the specifications


but the outputs will not glitch or display a metastable state. Typical metastability parameters for the 74F5074 are: τ = 135ps and T_{o} = 9.8 \times 10⁶ sec where τ represents a

function of the rate at which a latch in a metastable state resolves that condition and To represents a function of the measurement of the propensity of a latch to enter a metastable state

LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



Metastable immune Characteristics

Signetics uses the term 'metastable immune' to describe characteristics of some of the products in its FAST family. Specifically the 74F50XXX family presently consists of 4 products which display metastable immune characteristics. This term means that the outputs will not glitch or display an output anomaly under any circumstances including setup and hold time violations. This claim is easily verified on the 74F5074.



By running two independent signal generators (see Fig. 1) at nearly the same frequency (in this case 10 MHz clock and 10.02 MHz data) the device-under-test can often be driven into a metastable state. If the Q output is then used to trigger a digital scope set to infinite persistence the Q output will build a waveform. An experiment was run by continuously operating the devices in the region where metastability will occur.

When the device-under-test is a 74F74 (which was not designed with metastable immune characteristics) the waveform will appear as in Fig. 2.

Fig. 2 shows clearly that the Q output can vary

in time with respect to the Q trigger point. This also implies that the Q or Q output wave-shapes may be distorted. This can be verified on an analog scope with a charge plate CRT. Perhaps of even greater interest are the dots running along the 3.5 volt line in the upper right hand quadrant. These show that the Q output

did not change state even though the Q output glitched to at least 1.5 volts, the trigger point of the scope.

When the device-under-test is a metastable immune part, such as the 74F5074, the wave-torm will appear as in Fig. 3. The 74F5074 \overline{O} output will not vary with respect to the Q trigger point even when the part is driven into a metastable state. Any tendency towards internal metastability is resolved by Signetics

COMPARISON OF METASTABLE IMMUNE AND NON-IMMUNE CHARACTERISTICS





Fig. 2-74F74 Q output triggered by Q output, setup and hold times violated



Time base = 2.00ns/div Trigger level = 1.5 Volts Trigger slope = positive

Fig. 3-74F5074 \(\overline{Q}\) output triggered by Q output, setup and hold times violated

Flip-Flop/Clock Driver

74F5074

patented circuitry. If a metastable event occurs within the flop the only outward manifestation of the event will be an increased Clock-to-Q/Q propagation delay. This propagation delay is, of course, a function of the metastability characteristics of the part defined by τ and $T_{\rm a}$.

The metastability characteristics of the 74F5074 and related part types represent state-of-the art in TTL technology.

After determining the T and t of the flop, cal-


culating the mean time between failures (MTBF) is simple. Suppose a designer wants to use the F5074 for synchronizing asynchronous data that is arriving at 10MHz (as measured by a frequency counter), has a clock frequency of 50MHz, and has decided that would like to sample the output of the F5074 10 nanoseconds after the clock edge.

He simply plugs his numbers into the equation below:

MTBF =
$$e^{(t'/\tau)}/T_0 f_0 f_1$$

In this formula, $f_{\rm C}$ is the frequency of the clock, $f_{\rm I}$ is the average input event frequency, and t' is the time after the clock pulse that the output is sampled (t'>h, h being the normal propagation delay). In this situation the $f_{\rm I}$ will be twice the data frequency or 20MHz because input events consist of both low and high data transitions. Multiplying $f_{\rm I}$ by $f_{\rm C}$ gives an answer of $10^{15}\,{\rm Hz^2}$. From Fig. 4 It is clear that the MTBF is greater than $10^{10}\,{\rm seconds}$. Using the above formula the actual MTBF is $1.51\,{\rm x}\,10^{10}\,{\rm seconds}$ or about 480 years.

MEAN TIME BETWEEN FAILURES (MTBF) versus t'




Typical values for τ and T at various V as and Temperatures

| | 0°C | | - | 25°C | 70°C | | |
|-------|--------|----------------------------|---------|---------------------------|--------|---------------------------|--|
| | τ | т, | τ | T _o | τ | т, | |
| 5.5 V | 125 ps | 1.0 x 10 ⁹ sec | 138ps | 5.4 x 10 ⁶ sec | 160 ps | 1.7 x 10 ⁵ sec | |
| 5.0 V | 115ps | 1.3 x 10 ¹⁰ sec | 135 ps | 9.8 x 10 ⁶ sec | 167ps | 3.9 x 10 ⁴ sec | |
| 4.5 V | 115 ps | 3.4 x 10 ¹³ sec | . 132ps | 5.1 x 10 ⁸ sec | 175 ps | 7.3 x 10 ⁴ sec | |

Flip-Flop/Clock Driver

LOGIC DIAGRAM



FUNCTION TABLE

| INPUTS | | | | OU | TPUTS | 00004700 44005 |
|-----------------|-----------------|-----|----------------|----------------|-------|--------------------|
| ₹ _{Dn} | ₹ _{Dn} | CPn | D _n | Q _n | ס, | OPERATING MODE |
| L | н | х | X | Н | L | Asynchronous Set |
| н | L | x | Х | L | н | Asynchronous Reset |
| L | L | x | × | н | н | Undetermined* |
| н | н | Ť | h | н | L | Load "1" |
| н | н | 1 | 1 | L | Н | Load "0" |
| н | н | ı l | X | NC | NC | Hold |

H = High voltage level

 $h = \mbox{High voltage level one setup time prior to Low-to-High clock transition <math display="inline">L = \mbox{Low voltage level}$

I = Low voltage level one setup time prior to Low-to-High clock transition

NC =No change from the previous setup

X = Don't care

1 = Low-to-High clock transition 2 = Not a Low-to-High clock transition

= This setup is unstable and will change when either Set or Reset return to

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL | PARAMETER | RATING | UNIT |
|------------------|--|--------------------------|------|
| v _{cc} | Supply voltage | -0.5 to +7.0 | V |
| V _{IN} | Input voltage | -0.5 to +7.0 | ٧ |
| I _{IN} | Input current | -30 to +5 | mA |
| V _{out} | Voltage applied to output in High output state | -0.5 to +V _{CC} | ٧ |
| l _{out} | Current applied to output in Low output state | 40 | mA . |
| T _A | Operating free-air temperature range | 0 to +70 | °C |
| T _{STG} | Storage temperature | -65 to +150 | •c |

Flip-Flop/Clock Driver

74F5074

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | | Min | Nom | Max | UNIT |
|-----------------|---|-----|-----|-----|-----|------|
| v _{cc} | Supply voltage | 4.5 | 5.0 | 5.5 | ٧ | |
| V _{IH} | High-level input voltage | | 2.0 | | | ٧ |
| V _{IL} | Low-level input voltage | | | | 0.8 | |
| l _{IK} | Input clamp current | | | | -18 | mA |
| | High-level output current VCC ^{±10%} VCC ^{±5%} | | | | -12 | mA |
| ЮН | | | | | -15 | mA |
| lou | Low-level output current | | | | 20 | mA |
| T_ | Operating free-air temperature range | | 0 | | 70 | •¢ |

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

| | | TEST CONDITIONS ¹ | | | LIMITS | | | |
|-----------------|--|---|-------------------------|---------------------|--------|------------------|------|------|
| SYMBOL | PARAMETER | | | | Min | Typ ² | Max | UNIT |
| | | Voc =MIN. | 1 - 12m4 | ±10%V _{CC} | 2.5 | | | v |
| V _{ОН} | High-level output voltage | V _{CC} =MIN, V _{IL} = MAX, V _{IH} = MIN | 1 _{OH} = -12mA | ±5%V _{CC} | 2.7 | 3.4 | | V |
| | | V _{IH} = MIN | 1 _{OH} = -15mA | ±5%V _{CC} | 2.0 | | | v |
| V _{OL} | Low-level output voltage | V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN | I _{OL} ≃MAX | ±10%V _{CC} | | 0.30 | 0.50 | v |
| · CL | | VIH = MIN | | ±5%V _{CC} | | 0.30 | 0.50 | ٧ |
| V _{IK} | Input clamp voltage | V _{CC} = MIN, I ₁ = I _{IK} | | | | -0.73 | -1.2 | ٧ |
| 4 | Input current at maximum input voltage | V _{CC} = MAX, V | / _I = 7.0V | | | | 100 | μA |
| l _{IH} | High-level input current | V _{CC} = MAX, \ | / = 2.7V | | | | 20 | μА |
| l _{IL} | Low-level input current | V - MAY \ | (- 0 5)/ | | | | -250 | μΑ |
| iL | CP _n ,S _{Dn} , R _{Dn} | V _{CC} = MAX, V _I = 0.5V | | | | | -20 | μA |
| los | Short-circuit output current 3 | V _{CC} = MAX | | | -60 | | -150 | mA |
| l _{CC} | Supply current ⁴ (total) | V _{CC} = MAX | | | | 20 | 30 | mA |

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{CS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{CS} tests should be performed last.
 Measure I_{CC} with the clock input grounded and all outputs open, then with Q and Q outputs High in turn.

AC ELECTRICAL CHARACTERISTICS

| SYMBOL | | TEST CONDITION | LIMITS | | | | | |
|------------------|---|----------------|--|------------|------------|--|------------|------|
| | PARAMETER | | T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω | | | T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω | | UNIT |
| | | | Min | Тур | Max | Min | Max | |
| MAX | Maximum clock frequency | Waveform 1 | 105 | 120 | | 85 | | MHz |
| t _{PLH} | Propagation delay CP _n to Q _n or Q _n | Waveform 1 | 2.0 2.0 | 3.9 3.9 | 6.0 6.0 | 1.5 2.0 | 6.5 6.5 | ns |
| t _{PLH} | Propagation delay Son, Ron to Qn or Qn | Waveform 2 | 3.0 3.0 | 4.5 5.0 | 7.5 7.5 | 2.5 2.5 | 8.0 8.0 | ns |
| t _{PS} | Propagation delay Skew ^{1,3} | Waveform 4 | | | 1.0 | | 1.0 | ns |
| tos | Output to output Skew ^{2,3} | Waveform 4 | | | 1.5 | | 1.5 | ns |


NOTE:

1. | I_{PLH} actual - I_{PHL} actual | for any output.
2. I_{PN} actual - I_{PM} actual | for any output compared to any other output where N and M are either LH or HL.
3. Skew times are valid only under same test conditions (temperature, V_{CC}, loading, etc.,).

AC SETUP REQUIREMENTS

| SYMBOL | PARAMETER | TEST CONDITION | T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω | | | T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω | | UNIT |
|--|--|----------------|--|-----|-----|--|-----|------|
| | | | Min | Тур | Mex | Min | Max | 1 |
| t (H) t (L) | Setup time, High or Low D _n to CP _n | Waveform 1 | 1.5 1.5 | | | 2.0 2.0 | | ns |
| ե _ր (H) ե _ր (L) | Hold time, High or Low D _n to CP _n | Waveform 1 | 1.0 1.0 | | | 1.5 1.5 | | ns |
| t (H) t (L) | CP Pulse width, High or Low | Waveform 1 | 3.0 4.0 | _ | | 3.0 4.5 | | ns |
| t _w (L) | S _{Dn} or R _{Dn} Pulse width, Low | Waveform 2 | 3.0 | | | 4.0 | | ns |
| t _{REC} | Recovery time S _{Dn} or R _{Dn} to CP _n | Wavelorm 3 | 3.0 | | | 3.5 | | ns |

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

