
SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design **Significantly Reduces Power Dissipation**
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Distributed $V_{\mbox{\footnotesize CC}}$ and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes **PCB Layout**
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- **Parity-Error Flag With Parity** Generator/Checker
- Register for Storage of Parity-Error Flag
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

description

The 'ABT16833 consist of two noninverting 8-bit to 9-bit parity bus transceivers and are designed for communication between data buses. For each transceiver, when data is transmitted from the A bus to the B bus, an odd-parity bit is generated and output on the parity I/O pin (1PARITY or 2PARITY). When data is transmitted from the B bus to the A bus, 1PARITY (or 2PARITY) is configured as an input and combined with the B-input data to generate an active-low error flag if odd parity is not detected.

SN54ABT16833 . . . WD PACKAGE SN74ABT16833 . . . DGG OR DL PACKAGE (TOP VIEW)



The error (1ERR or 2ERR) output is configured as an open-collector output. The B-to-A parity-error flag is clocked into 1ERR (or 2ERR) on the low-to-high transition of the clock (1CLK or 2CLK) input. 1ERR (or 2ERR) is cleared (set high) by taking the clear (1 CLR or 2 CLR) input low.

The output-enable (OEA and OEB) inputs can be used to disable the device so that the buses are effectively isolated. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

description (continued)

The SN54ABT16833 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16833 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

		I	NPUTS			OUTPUT AND I/O					
OEB	OEA	CLR	CLK	Ai Σ OF H	Bi† Σ OF H	А	В	PARITY	ERR‡	FUNCTION	
L	Н	Х	Х	Odd Even	NA	NA	Α	L H	NA	A data to B bus and generate parity	
Н	L	н	1	NA	Odd	В	NA	NA	Н	B data to A bus and	
		''	1	1471	Even		1471		L	check parity	
Х	Х	L	Х	Х	Х	Х	NA	NA	Н	Check error-flag register	
		Н	No↑	Х					NC		
l _H	Н	L	No↑	Χ	V		Z	7	Н		
"	П	Н	\uparrow	0	d d	_	2	Z	Н	l ' "s 🖇 o	
		Н	\uparrow	E	v e	n			L		
	L	Х	Х	Odd	NA	NA	A	Н	NA	A data to B bus and	
	L	^	^	Even	IVA	INA	A	L	INA	generate inverted parity	

NA = not applicable, NC = no change, X = don't care




[†]Summation of high-level inputs includes PARITY along with Bi inputs.

[‡]Output states shown assume ERR was previously high.

[§] In this mode, ERR (when clocked) shows inverted parity of the A bus.


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

logic diagram (positive logic)






SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

ERROR-FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT ERR	FUNCTION	
		POINT P	ERR _{n-1} †	ENN		
Н	1	Н	Н	Н		
Н	\uparrow	Х	L	L	Sample	
Н	1	L	Χ	L		
L	Χ	Х	Х	Н	Clear	

[†] State of ERR before changes at CLR, CLK, or point P

error-flag waveforms



SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	\dots -0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	\dots -0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16833	96 mA
SN74ABT16833	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stg}	. -65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		SN54ABT	16833	SN74ABT	UNIT		
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	٧
V_{IH}	High-level input voltage	2		2		٧	
V_{IL}	Low-level input voltage		0.8		0.8	٧	
VI	Input voltage	0	۷cc	0	۷CC	٧	
VOH	High-level output voltage	ERR		5.5		5.5	٧
loн	High-level output current	Except ERR		-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	4	10		10	ns/V
TA	Operating free-air temperature		- 55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COL	T _A = 25°C			SN54ABT16833		SN74ABT16833		LINUT		
PA	KAWEIEK	TEST CON	IDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2		-1.2		-1.2	V	
		V _{CC} = 4.5 V,	$I_{OH} = -3 \text{ mA}$	2.5	3		2.5					
Vou	All outputs	V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3	3.4		3		3		V	
VOH	except ERR	V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$				2				V	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*	2.7				2			
VOL		V _{CC} = 4.5 V	$I_{OL} = 24 \text{ mA}$		0.25	0.55		0.55			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
VOL		VCC = 4.5 V	I _{OL} = 64 mA		0.3	0.55*				0.55	V	
V_{hys}					100						mV	
ІОН	ERR	$V_{CC} = 4.5 \text{ V},$	V _{OH} = 5.5 V			20		20		20	μΑ	
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100	,	<i>(</i> ()		±100	μΑ	
ICEX	Outputs high	$V_{CC} = 5.5 V$,	$V_0 = 5.5 \text{ V}$			50	2.	50		50	μΑ	
1.	Control inputs	V00 - 5 5 V VI - V	loo or GND			±1		±1		±1	^	
l II	A or B ports	V _{CC} = 5.5 V, V _I = V	CC or GIAD			±100	89	±100		±100	μΑ	
I _I L	A or B ports	$V_{CC} = 0$,	V _I = GND			-50		-50		- 50	μΑ	
10‡		$V_{CC} = 5.5 V$,	$V_0 = 2.5 \text{ V}$	-50	-100	-180	- 50	-180	-50	-180	mA	
IOZH§		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			50		50		50	μΑ	
IOZL§		$V_{CC} = 5.5 V$,	$V_0 = 0.5 \text{ V}$			-50		-50		- 50	μΑ	
		V _{CC} = 5.5 V,	Outputs high		1.5	2		2		2		
Icc	A or B ports	I _O = 0,	Outputs low		28	36		36		36	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		1	2		2		2		
ΔICC¶		V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				50		50		50	μΑ	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						pF	
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V			9						pF	

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] The parameters I_{OZH} and I_{OZL} include the input leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS097D - FEBRUARY 1991 - REVISED JANUARY 1997


timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				5 V, 25°C	SN54ABT16833		SN74ABT16833		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
t _W	Pulse duration, CLK high or low		3		3,		3		ns	
		A port	4.5		4.5		4.5			
t _{su}	Setup time before CLK↑	CLR	1		1	V	1		ns	
		OEA	5		5		5			
t _h	Hold time after CLK↑	A port or OEA	0		0		0		ns	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(CC = 5 V 4 = 25°C	, ;	SN54AB	Г16833	SN74AB1	T16833	UNIT	
	(INFOT)	(001701)	MIN	TYP	MAX	MIN MAX		MIN	MAX		
^t PLH	A or B	P or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	20	
^t PHL	AOID	B or A	2	3.1	3.9	2	4.5	2	4.3	ns	
^t PZH	ŌĒ	A or B	2	3.9	4.9	2	5.8	2	5.6	no	
^t PZL		AOID	2.5	4.3	5.1	2.5	6.2	2.5	6	ns	
^t PHZ	ŌĒ	A or B	2	3.6	4.5	2	5.5	2	5.4	ns	
^t PLZ		AOID	1.5	3	3.8	1.5	4.7	1.5	4.3		
^t PLH	A or OE	PARITY	2	4.6	5.4	2		2	6.7	ns	
^t PHL	A or OE	PARITY	2	4.3	5.1	2	6.5	2	6.1	115	
^t PZH	ŌĒ	PARITY	2	3.6	5	2	5.8	2	5.7	,,,	
^t PZL	OE	FADILI	2.5	4.4	5.8	2.5	6.7	2.5	6.5	ns	
t _{PHZ}		DADITY	1.5	3.2	4	1.5	4.8	1.5	4.7		
^t PLZ	ŌĒ	PARITY	1.5	2.9	3.7	1.5	4.2	1.5	4.1	ns	
tPLH	CLK, CLR		2	3.4	4.2	2	4.8	2	4.6	20	
tPHL	CLK	ERR	2	2.8	3.6	2	4.1	2	3.9	ns	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpHL is measured at 1.5 V.
- F. tpLH is measured at VoL + 0.3 V.

Figure 1. Load Circuit and Voltage Waveforms

