


# LOW POWER SCHOTTKY

## INTEGRATED CIRCUITS



67C 16272 D T-46-09-05

## PRELIMINARY DATA

## 4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS

## DESCRIPTION


The T54LS173A/T74LS173A is a 4-Bit D-Type Register with 3-State outputs. The clock being fully edge-triggered allows either a load from the D inputs or a hold (retain register contents) depending on the state of the Input Enable Lines ( $\overline{IE}_1$ ,  $\overline{IE}_2$ ). HIGH on either Output Enable line ( $\overline{OE}_1$ ,  $\overline{OE}_2$ ) leads the output to a high impedance state without affecting the actual register contents. A HIGH on the Master Reset (MR) input resets the Register on a spite of the state of the clock (CP), the Output Enable ( $\overline{OE}_1$ ,  $\overline{OE}_2$ ) or the Input Enable ( $\overline{IE}_1$ ,  $\overline{IE}_2$ ) lines.

<b>B1</b> Plastic Package	<b>D1/D2</b> Ceramic Package
<b>M1</b> Micro Package	<b>C1</b> Plastic Chip Carrier
ORDERING NUMBERS:	
T54LS173A D2	T74LS173A C1
T74LS173A D1	T74LS173A M1
T74LS173A B1	

- 3-STATE OUTPUTS
- FULLY EDGE-TRIGGERED
- GATED INPUT AND OUTPUT ENABLES
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

## PIN NAMES


$D_0-D_3$	Data Inputs
$\overline{IE}_1$ , $\overline{IE}_2$	Input Enable (Active LOW)
$(\overline{OE}_1$ , $\overline{OE}_2$ )	Output Enable (Active LOW) Inputs
CP	Clock Inputs (Active HIGH Going Edge) Inputs
MR	Master Reset Input (Active HIGH)
$Q_0-Q_3$	Outputs



T54LS173A

T74LS173A

## LOGIC SYMBOL AND LOGIC DIAGRAM

V<sub>CC</sub> = Pin 16

GND = Pin 8

() = Pin numbers

LC-012A

CC-0137

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to 7	V
V <sub>I</sub>	Input Voltage, Applied to Input	-0.5 to 15	V
V <sub>O</sub>	Output Voltage, Applied to Output	0 to 10	V
I <sub>I</sub>	Input Current, Into Inputs	-30 to 5	mA
I <sub>O</sub>	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## GUARANTEED OPERATING RANGES

Part Numbers	Supply Voltage			Temperature
	Min	Typ	Max	
T54LS173AD2	4.5 V	5.0 V	5.5 V	-55°C to +125°C
T74LS173AXX	4.75 V	5.0 V	5.25 V	0°C to +70°C

XX = package type.

T54LS173A

T74LS173A

## TRUTH TABLE

MR	CP	$\overline{OE}_1$	$\overline{OE}_2$	$D_n$	$Q_n$
H	X	X	X	X	L
L	L	X	X	X	$Q_n$
L	I	H	X	X	$Q_n$
L	I	X	H	X	$Q_n$
L	I	L	L	L	L
L	I	L	L	H	H

When either  $\overline{OE}_1$  or  $\overline{OE}_2$  are HIGH, the output is in the off state (High Impedance); however this does not affect the contents or sequential operation of the register.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter	Limits			Test Conditions (Note 1)	Units
		Min.	Typ.	Max.		
$V_{IH}$	Input HIGH Voltage	2.0			Guaranteed Input HIGH Voltage for all Inputs	V
$V_{IL}$	Input LOW Voltage	54		0.7	Guaranteed input LOW Voltage for all Inputs	V
		74		0.8		
$V_{CD}$	Input Clamp Diode Voltage		-0.65	-1.5	$V_{CC} = \text{MIN}, I_{IN} = -18\text{mA}$	V
$V_{OH}$	Output HIGH Voltage	54	2.4	3.4	$V_{CC} = \text{MIN}, I_{OH} = -400\mu\text{A}, V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	V
		74	2.4	3.1		
$V_{OL}$	Output LOW Voltage	54,74	0.25	0.4	$I_{OL} = 12\text{mA}$	V
			0.35	0.5	$I_{OL} = 24\text{mA}$	
$I_{OZH}$	Output Off Current HIGH			20	$V_{CC} = \text{MAX}, V_O = 2.4\text{V}$	$\mu\text{A}$
$I_{OZL}$	Output Off Current LOW			-20	$V_{CC} = \text{MAX}, V_O = 0.4\text{V}$	$\mu\text{A}$
$I_{IH}$	Input HIGH Current			20	$V_{CC} = \text{MAX}, V_{IN} = 2.7\text{V}$	$\mu\text{A}$
				0.1	$V_{CC} = \text{MAX}, V_{IN} = 7.0\text{V}$	
$I_{IL}$	Input LOW Current			-0.4	$V_{CC} = \text{MAX}, V_{IN} = 0.4\text{V}$	mA
$I_{OS}$	Output Short Circuit Current (Note 2)	-30		-130	$V_{CC} = \text{MAX}$	mA
$I_{CC}$	Power Supply Current			30	$V_{CC} = \text{MAX}$	mA

## Notes:

- 1) For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2) Not more than one output should be shorted at a time.
- 3) Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $T_A = 25^\circ\text{C}$

T54LS173A

T74LS173A


AC CHARACTERISTICS:  $T_A = 25^\circ\text{C}$ 

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
$f_{MAX}$	Maximum Clock Frequency	30	50			MHz
$t_{PLH}$	Propagation Delay, Clock to Output		17 22	25 30		ns
$t_{PHL}$	Propagation Delay, MR to Output		26	35	$V_{CC} = 5.0\text{V}$ $C_L = 45\text{pF}$ $R_L = 667\Omega$	ns
$t_{PZH}$	Output Enable Time		15 18	23 27		ns
$t_{PZL}$	Output Disable Time		11 11	17 17	$C_L = 5.0\text{pF}$	ns
$t_{PLZ}$						
$t_{PHZ}$						

AC SET-UP REQUIREMENTS:  $T_A = 25^\circ\text{C}$ 

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
$t_W$	Clock or MR Pulse Width	20				ns
$t_S$	Data Enable Set-up Time	35				ns
$t_{S1}$	Data Set-up Time	17			$V_{CC} = 5.0\text{V}$	ns
$t_h$	Hold Time, Any Input	0				ns
$t_{rec}$	Recovery Time	10				ns

## AC WAVEFORMS



S G S-THOMSON D7E D 7929237 0016147 7

67C 16276


DT-46-09-05

T54LS173A

T74LS173A

### AC LOAD CIRCUIT

Fig. 5



#### SWITCH POSITION

Symbol	SW1	SW2
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>PLZ</sub>	Closed	Closed
t <sub>PHZ</sub>	Closed	Closed

S G S-THOMSON D7E D  
67C 16544



7929237 0016415 6

D



T-90-20

# Packages



## 14-LEAD PLASTIC DIP



## 14-LEAD CERAMIC DIP









## 16-LEAD PLASTIC DIP



**Packages**

67C 16545 D

T-90-20

**16-LEAD CERAMIC DIP****20-LEAD PLASTIC DIP****20-LEAD CERAMIC DIP**

S G S-THOMSON

07E D ■ 7929237 0016417 T ■



67C 16546

D



T-90-20

# Packages



## 24-LEAD PLASTIC DIP



## 24-LEAD CERAMIC DIP



## CHIP CARRIER 20 LEAD PLASTIC



0608

B-01

583

S G S-THOMSON

07E D

7929237 0016418 1

# Packages



67C 16547

D

T-90-20



---

## 14-LEAD PLASTIC DIP MICROPACKAGE



---

## 16-LEAD PLASTIC DIP MICROPACKAGE



---

NOTE: FOR 20-LEAD PLASTIC DIP MICROPACKAGE CONTACT SGS

# Surface Mounted

67C 16548

D

T-90-20

One possible solution to the important problem of PWB minimization, is that of using surface mounted components. Integrated circuits in SO (Small Outline) packages are made up of standard chips mounted in very small plastic packages.

The advantages given by using these devices are:

## PWB Reduction

This is by far the most important advantage since the reduction of PWB size varies from 40 to 60% in comparison with standard board types. (See page 584 for package dimensions.)

## Assembly Cost Reduction

SO Devices require no preliminary operation prior to mounting and can therefore be easily utilized in fully automatic equipment.

## Increasing Reliability

The following characteristics lead to a higher level of reliability with respect to their standard packaged counter parts:

- The mounting system is fully automatic
- PWB number and the interconnections between them are reduced when the same number of devices are used.
- The high density of components on the board makes it thermally much more stable.

## Noise Reduction and Improved Frequency Response

The reduction of the length of the connecting wires between the leads and the silicon guarantees a more homogeneous propagation delay between the external pins, with respect to the standard type.

## Assembly Without Board Holes

The devices are placed on the board and soldered. This technology permits a higher level of tolerance in the positioning (automatic) of the device. For the standard DIP types this must be done with great accuracy due to the insertion of the leads into their holes.

